• Gabriel's avatar
    bug fixes from Fujitsu (bug 37) · ad6d0ac5
    Gabriel authored
    ```-------------------------------------------------------
    bug 37
    
    Ttile:
    Sending side is as follows.
    rar[3] = (((mcs&0x7)<<5)) | ((TPC&7)<<2) | ((ULdelay&1)<<1) | (cqireq&1);
    So, 2 bit shift looks correct.
    
    Bug Location:
    ulsch->harq_processes[harq_pid]->TPC = (rar[3]>>3)&7;//rar->TPC;
    ```
    
    -------------------------------------------------------
    ad6d0ac5
rar_tools.c 13 KB