[GITLAB] - UPGRADE TO v12 on Wednesday the 18th of December at 11.30AM

pata_hpt37x.c 25.5 KB
Newer Older
1 2 3 4 5 6 7 8 9 10
/*
 * Libata driver for the highpoint 37x and 30x UDMA66 ATA controllers.
 *
 * This driver is heavily based upon:
 *
 * linux/drivers/ide/pci/hpt366.c		Version 0.36	April 25, 2003
 *
 * Copyright (C) 1999-2003		Andre Hedrick <andre@linux-ide.org>
 * Portions Copyright (C) 2001	        Sun Microsystems, Inc.
 * Portions Copyright (C) 2003		Red Hat Inc
11
 * Portions Copyright (C) 2005-2010	MontaVista Software, Inc.
12 13
 *
 * TODO
14
 *	Look into engine reset on timeout errors. Should not be	required.
15 16
 */

17 18
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt

19 20 21 22 23 24 25 26 27 28
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/blkdev.h>
#include <linux/delay.h>
#include <scsi/scsi_host.h>
#include <linux/libata.h>

#define DRV_NAME	"pata_hpt37x"
29
#define DRV_VERSION	"0.6.23"
30 31 32 33 34 35 36 37 38 39 40 41 42 43

struct hpt_clock {
	u8	xfer_speed;
	u32	timing;
};

struct hpt_chip {
	const char *name;
	unsigned int base;
	struct hpt_clock const *clocks[4];
};

/* key for bus clock timings
 * bit
44 45 46 47 48
 * 0:3    data_high_time. Inactive time of DIOW_/DIOR_ for PIO and MW DMA.
 *        cycles = value + 1
 * 4:8    data_low_time. Active time of DIOW_/DIOR_ for PIO and MW DMA.
 *        cycles = value + 1
 * 9:12   cmd_high_time. Inactive time of DIOW_/DIOR_ during task file
49
 *        register access.
50
 * 13:17  cmd_low_time. Active time of DIOW_/DIOR_ during task file
51
 *        register access.
52 53 54 55
 * 18:20  udma_cycle_time. Clock cycles for UDMA xfer.
 * 21     CLK frequency for UDMA: 0=ATA clock, 1=dual ATA clock.
 * 22:24  pre_high_time. Time to initialize 1st cycle for PIO and MW DMA xfer.
 * 25:27  cmd_pre_high_time. Time to initialize 1st PIO cycle for task file
56
 *        register access.
57 58 59 60 61
 * 28     UDMA enable.
 * 29     DMA  enable.
 * 30     PIO_MST enable. If set, the chip is in bus master mode during
 *        PIO xfer.
 * 31     FIFO enable. Only for PIO.
62 63
 */

64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81
static struct hpt_clock hpt37x_timings_33[] = {
	{ XFER_UDMA_6,		0x12446231 },	/* 0x12646231 ?? */
	{ XFER_UDMA_5,		0x12446231 },
	{ XFER_UDMA_4,		0x12446231 },
	{ XFER_UDMA_3,		0x126c6231 },
	{ XFER_UDMA_2,		0x12486231 },
	{ XFER_UDMA_1,		0x124c6233 },
	{ XFER_UDMA_0,		0x12506297 },

	{ XFER_MW_DMA_2,	0x22406c31 },
	{ XFER_MW_DMA_1,	0x22406c33 },
	{ XFER_MW_DMA_0,	0x22406c97 },

	{ XFER_PIO_4,		0x06414e31 },
	{ XFER_PIO_3,		0x06414e42 },
	{ XFER_PIO_2,		0x06414e53 },
	{ XFER_PIO_1,		0x06814e93 },
	{ XFER_PIO_0,		0x06814ea7 }
82 83
};

84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101
static struct hpt_clock hpt37x_timings_50[] = {
	{ XFER_UDMA_6,		0x12848242 },
	{ XFER_UDMA_5,		0x12848242 },
	{ XFER_UDMA_4,		0x12ac8242 },
	{ XFER_UDMA_3,		0x128c8242 },
	{ XFER_UDMA_2,		0x120c8242 },
	{ XFER_UDMA_1,		0x12148254 },
	{ XFER_UDMA_0,		0x121882ea },

	{ XFER_MW_DMA_2,	0x22808242 },
	{ XFER_MW_DMA_1,	0x22808254 },
	{ XFER_MW_DMA_0,	0x228082ea },

	{ XFER_PIO_4,		0x0a81f442 },
	{ XFER_PIO_3,		0x0a81f443 },
	{ XFER_PIO_2,		0x0a81f454 },
	{ XFER_PIO_1,		0x0ac1f465 },
	{ XFER_PIO_0,		0x0ac1f48a }
102 103
};

104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121
static struct hpt_clock hpt37x_timings_66[] = {
	{ XFER_UDMA_6,		0x1c869c62 },
	{ XFER_UDMA_5,		0x1cae9c62 },	/* 0x1c8a9c62 */
	{ XFER_UDMA_4,		0x1c8a9c62 },
	{ XFER_UDMA_3,		0x1c8e9c62 },
	{ XFER_UDMA_2,		0x1c929c62 },
	{ XFER_UDMA_1,		0x1c9a9c62 },
	{ XFER_UDMA_0,		0x1c829c62 },

	{ XFER_MW_DMA_2,	0x2c829c62 },
	{ XFER_MW_DMA_1,	0x2c829c66 },
	{ XFER_MW_DMA_0,	0x2c829d2e },

	{ XFER_PIO_4,		0x0c829c62 },
	{ XFER_PIO_3,		0x0c829c84 },
	{ XFER_PIO_2,		0x0c829ca6 },
	{ XFER_PIO_1,		0x0d029d26 },
	{ XFER_PIO_0,		0x0d029d5e }
122 123 124 125 126 127 128
};


static const struct hpt_chip hpt370 = {
	"HPT370",
	48,
	{
129
		hpt37x_timings_33,
130 131
		NULL,
		NULL,
132
		NULL
133 134 135 136 137 138 139
	}
};

static const struct hpt_chip hpt370a = {
	"HPT370A",
	48,
	{
140
		hpt37x_timings_33,
141
		NULL,
142
		hpt37x_timings_50,
143
		NULL
144 145 146 147 148 149 150
	}
};

static const struct hpt_chip hpt372 = {
	"HPT372",
	55,
	{
151
		hpt37x_timings_33,
152
		NULL,
153 154
		hpt37x_timings_50,
		hpt37x_timings_66
155 156 157 158 159 160 161
	}
};

static const struct hpt_chip hpt302 = {
	"HPT302",
	66,
	{
162
		hpt37x_timings_33,
163
		NULL,
164 165
		hpt37x_timings_50,
		hpt37x_timings_66
166 167 168 169 170 171 172
	}
};

static const struct hpt_chip hpt371 = {
	"HPT371",
	66,
	{
173
		hpt37x_timings_33,
174
		NULL,
175 176
		hpt37x_timings_50,
		hpt37x_timings_66
177 178 179 180 181 182 183
	}
};

static const struct hpt_chip hpt372a = {
	"HPT372A",
	66,
	{
184
		hpt37x_timings_33,
185
		NULL,
186 187
		hpt37x_timings_50,
		hpt37x_timings_66
188 189 190 191 192 193 194
	}
};

static const struct hpt_chip hpt374 = {
	"HPT374",
	48,
	{
195
		hpt37x_timings_33,
196 197 198 199 200 201 202 203 204 205 206 207 208 209
		NULL,
		NULL,
		NULL
	}
};

/**
 *	hpt37x_find_mode	-	reset the hpt37x bus
 *	@ap: ATA port
 *	@speed: transfer mode
 *
 *	Return the 32bit register programming information for this channel
 *	that matches the speed provided.
 */
210

211 212 213
static u32 hpt37x_find_mode(struct ata_port *ap, int speed)
{
	struct hpt_clock *clocks = ap->host->private_data;
214

215
	while (clocks->xfer_speed) {
216 217 218 219 220 221 222 223
		if (clocks->xfer_speed == speed)
			return clocks->timing;
		clocks++;
	}
	BUG();
	return 0xffffffffU;	/* silence compiler warning */
}

224 225
static int hpt_dma_blacklisted(const struct ata_device *dev, char *modestr,
			       const char * const list[])
226
{
227
	unsigned char model_num[ATA_ID_PROD_LEN + 1];
228 229
	int i = 0;

230
	ata_id_c_string(dev->id, model_num, ATA_ID_PROD, sizeof(model_num));
231

232 233
	while (list[i] != NULL) {
		if (!strcmp(list[i], model_num)) {
234 235
			pr_warn("%s is not supported for %s\n",
				modestr, list[i]);
236 237 238 239 240 241 242
			return 1;
		}
		i++;
	}
	return 0;
}

243 244 245 246 247 248 249
static const char * const bad_ata33[] = {
	"Maxtor 92720U8", "Maxtor 92040U6", "Maxtor 91360U4", "Maxtor 91020U3",
	"Maxtor 90845U3", "Maxtor 90650U2",
	"Maxtor 91360D8", "Maxtor 91190D7", "Maxtor 91020D6", "Maxtor 90845D5",
	"Maxtor 90680D4", "Maxtor 90510D3", "Maxtor 90340D2",
	"Maxtor 91152D8", "Maxtor 91008D7", "Maxtor 90845D6", "Maxtor 90840D6",
	"Maxtor 90720D5", "Maxtor 90648D5", "Maxtor 90576D4",
250 251
	"Maxtor 90510D4",
	"Maxtor 90432D3", "Maxtor 90288D2", "Maxtor 90256D2",
252 253 254 255
	"Maxtor 91000D8", "Maxtor 90910D8", "Maxtor 90875D7", "Maxtor 90840D7",
	"Maxtor 90750D6", "Maxtor 90625D5", "Maxtor 90500D4",
	"Maxtor 91728D8", "Maxtor 91512D7", "Maxtor 91303D6", "Maxtor 91080D5",
	"Maxtor 90845D4", "Maxtor 90680D4", "Maxtor 90648D3", "Maxtor 90432D2",
256 257 258
	NULL
};

259
static const char * const bad_ata100_5[] = {
260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283
	"IBM-DTLA-307075",
	"IBM-DTLA-307060",
	"IBM-DTLA-307045",
	"IBM-DTLA-307030",
	"IBM-DTLA-307020",
	"IBM-DTLA-307015",
	"IBM-DTLA-305040",
	"IBM-DTLA-305030",
	"IBM-DTLA-305020",
	"IC35L010AVER07-0",
	"IC35L020AVER07-0",
	"IC35L030AVER07-0",
	"IC35L040AVER07-0",
	"IC35L060AVER07-0",
	"WDC AC310200R",
	NULL
};

/**
 *	hpt370_filter	-	mode selection filter
 *	@adev: ATA device
 *
 *	Block UDMA on devices that cause trouble with this controller.
 */
284

285
static unsigned long hpt370_filter(struct ata_device *adev, unsigned long mask)
286
{
287
	if (adev->class == ATA_DEV_ATA) {
288 289 290
		if (hpt_dma_blacklisted(adev, "UDMA", bad_ata33))
			mask &= ~ATA_MASK_UDMA;
		if (hpt_dma_blacklisted(adev, "UDMA100", bad_ata100_5))
291
			mask &= ~(0xE0 << ATA_SHIFT_UDMA);
292
	}
293
	return mask;
294 295 296 297 298 299 300 301
}

/**
 *	hpt370a_filter	-	mode selection filter
 *	@adev: ATA device
 *
 *	Block UDMA on devices that cause trouble with this controller.
 */
302

303
static unsigned long hpt370a_filter(struct ata_device *adev, unsigned long mask)
304
{
305
	if (adev->class == ATA_DEV_ATA) {
306
		if (hpt_dma_blacklisted(adev, "UDMA100", bad_ata100_5))
307
			mask &= ~(0xE0 << ATA_SHIFT_UDMA);
308
	}
309
	return mask;
310
}
311

312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327
/**
 *	hpt372_filter	-	mode selection filter
 *	@adev: ATA device
 *	@mask: mode mask
 *
 *	The Marvell bridge chips used on the HighPoint SATA cards do not seem
 *	to support the UltraDMA modes 1, 2, and 3 as well as any MWDMA modes...
 */
static unsigned long hpt372_filter(struct ata_device *adev, unsigned long mask)
{
	if (ata_id_is_sata(adev->id))
		mask &= ~((0xE << ATA_SHIFT_UDMA) | ATA_MASK_MWDMA);

	return mask;
}

328 329 330 331 332 333 334 335 336 337 338 339 340 341
/**
 *	hpt37x_cable_detect	-	Detect the cable type
 *	@ap: ATA port to detect on
 *
 *	Return the cable type attached to this port
 */

static int hpt37x_cable_detect(struct ata_port *ap)
{
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	u8 scr2, ata66;

	pci_read_config_byte(pdev, 0x5B, &scr2);
	pci_write_config_byte(pdev, 0x5B, scr2 & ~0x01);
342 343 344

	udelay(10); /* debounce */

345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383
	/* Cable register now active */
	pci_read_config_byte(pdev, 0x5A, &ata66);
	/* Restore state */
	pci_write_config_byte(pdev, 0x5B, scr2);

	if (ata66 & (2 >> ap->port_no))
		return ATA_CBL_PATA40;
	else
		return ATA_CBL_PATA80;
}

/**
 *	hpt374_fn1_cable_detect	-	Detect the cable type
 *	@ap: ATA port to detect on
 *
 *	Return the cable type attached to this port
 */

static int hpt374_fn1_cable_detect(struct ata_port *ap)
{
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	unsigned int mcrbase = 0x50 + 4 * ap->port_no;
	u16 mcr3;
	u8 ata66;

	/* Do the extra channel work */
	pci_read_config_word(pdev, mcrbase + 2, &mcr3);
	/* Set bit 15 of 0x52 to enable TCBLID as input */
	pci_write_config_word(pdev, mcrbase + 2, mcr3 | 0x8000);
	pci_read_config_byte(pdev, 0x5A, &ata66);
	/* Reset TCBLID/FCBLID to output */
	pci_write_config_word(pdev, mcrbase + 2, mcr3);

	if (ata66 & (2 >> ap->port_no))
		return ATA_CBL_PATA40;
	else
		return ATA_CBL_PATA80;
}

384 385
/**
 *	hpt37x_pre_reset	-	reset the hpt37x bus
Tejun Heo's avatar
Tejun Heo committed
386
 *	@link: ATA link to reset
387
 *	@deadline: deadline jiffies for the operation
388
 *
389
 *	Perform the initial reset handling for the HPT37x.
390
 */
391

Tejun Heo's avatar
Tejun Heo committed
392
static int hpt37x_pre_reset(struct ata_link *link, unsigned long deadline)
393
{
Tejun Heo's avatar
Tejun Heo committed
394
	struct ata_port *ap = link->ap;
395
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
396 397 398 399
	static const struct pci_bits hpt37x_enable_bits[] = {
		{ 0x50, 1, 0x04, 0x04 },
		{ 0x54, 1, 0x04, 0x04 }
	};
400

401 402
	if (!pci_test_config_bits(pdev, &hpt37x_enable_bits[ap->port_no]))
		return -ENOENT;
403

404
	/* Reset the state machine */
405
	pci_write_config_byte(pdev, 0x50 + 4 * ap->port_no, 0x37);
406
	udelay(100);
407

Tejun Heo's avatar
Tejun Heo committed
408
	return ata_sff_prereset(link, deadline);
409 410
}

411 412
static void hpt370_set_mode(struct ata_port *ap, struct ata_device *adev,
			    u8 mode)
413 414 415
{
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	u32 addr1, addr2;
416
	u32 reg, timing, mask;
417 418 419 420
	u8 fast;

	addr1 = 0x40 + 4 * (adev->devno + 2 * ap->port_no);
	addr2 = 0x51 + 4 * ap->port_no;
421

422 423 424 425 426
	/* Fast interrupt prediction disable, hold off interrupt disable */
	pci_read_config_byte(pdev, addr2, &fast);
	fast &= ~0x02;
	fast |= 0x01;
	pci_write_config_byte(pdev, addr2, fast);
427

428 429 430 431 432 433 434 435 436 437
	/* Determine timing mask and find matching mode entry */
	if (mode < XFER_MW_DMA_0)
		mask = 0xcfc3ffff;
	else if (mode < XFER_UDMA_0)
		mask = 0x31c001ff;
	else
		mask = 0x303c0000;

	timing = hpt37x_find_mode(ap, mode);

438
	pci_read_config_dword(pdev, addr1, &reg);
439 440 441 442 443 444 445 446 447 448 449 450 451 452
	reg = (reg & ~mask) | (timing & mask);
	pci_write_config_dword(pdev, addr1, reg);
}
/**
 *	hpt370_set_piomode		-	PIO setup
 *	@ap: ATA interface
 *	@adev: device on the interface
 *
 *	Perform PIO mode setup.
 */

static void hpt370_set_piomode(struct ata_port *ap, struct ata_device *adev)
{
	hpt370_set_mode(ap, adev, adev->pio_mode);
453 454 455 456 457 458 459
}

/**
 *	hpt370_set_dmamode		-	DMA timing setup
 *	@ap: ATA interface
 *	@adev: Device being configured
 *
460
 *	Set up the channel for MWDMA or UDMA modes.
461
 */
462

463 464
static void hpt370_set_dmamode(struct ata_port *ap, struct ata_device *adev)
{
465
	hpt370_set_mode(ap, adev, adev->dma_mode);
466 467 468 469 470 471 472 473
}

/**
 *	hpt370_bmdma_end		-	DMA engine stop
 *	@qc: ATA command
 *
 *	Work around the HPT370 DMA engine.
 */
474

475 476 477 478
static void hpt370_bmdma_stop(struct ata_queued_cmd *qc)
{
	struct ata_port *ap = qc->ap;
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
Tejun Heo's avatar
Tejun Heo committed
479
	void __iomem *bmdma = ap->ioaddr.bmdma_addr;
480 481
	u8 dma_stat = ioread8(bmdma + ATA_DMA_STATUS);
	u8 dma_cmd;
482

483
	if (dma_stat & ATA_DMA_ACTIVE) {
484
		udelay(20);
485
		dma_stat = ioread8(bmdma + ATA_DMA_STATUS);
486
	}
487
	if (dma_stat & ATA_DMA_ACTIVE) {
488 489 490 491
		/* Clear the engine */
		pci_write_config_byte(pdev, 0x50 + 4 * ap->port_no, 0x37);
		udelay(10);
		/* Stop DMA */
492 493
		dma_cmd = ioread8(bmdma + ATA_DMA_CMD);
		iowrite8(dma_cmd & ~ATA_DMA_START, bmdma + ATA_DMA_CMD);
494
		/* Clear Error */
495 496 497
		dma_stat = ioread8(bmdma + ATA_DMA_STATUS);
		iowrite8(dma_stat | ATA_DMA_INTR | ATA_DMA_ERR,
			 bmdma + ATA_DMA_STATUS);
498 499 500 501 502 503 504
		/* Clear the engine */
		pci_write_config_byte(pdev, 0x50 + 4 * ap->port_no, 0x37);
		udelay(10);
	}
	ata_bmdma_stop(qc);
}

505 506
static void hpt372_set_mode(struct ata_port *ap, struct ata_device *adev,
			    u8 mode)
507 508 509
{
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	u32 addr1, addr2;
510
	u32 reg, timing, mask;
511 512 513 514
	u8 fast;

	addr1 = 0x40 + 4 * (adev->devno + 2 * ap->port_no);
	addr2 = 0x51 + 4 * ap->port_no;
515

516 517 518 519
	/* Fast interrupt prediction disable, hold off interrupt disable */
	pci_read_config_byte(pdev, addr2, &fast);
	fast &= ~0x07;
	pci_write_config_byte(pdev, addr2, fast);
520

521 522 523 524 525 526 527 528 529 530
	/* Determine timing mask and find matching mode entry */
	if (mode < XFER_MW_DMA_0)
		mask = 0xcfc3ffff;
	else if (mode < XFER_UDMA_0)
		mask = 0x31c001ff;
	else
		mask = 0x303c0000;

	timing = hpt37x_find_mode(ap, mode);

531
	pci_read_config_dword(pdev, addr1, &reg);
532 533 534
	reg = (reg & ~mask) | (timing & mask);
	pci_write_config_dword(pdev, addr1, reg);
}
535

536 537 538 539 540 541 542 543 544 545 546
/**
 *	hpt372_set_piomode		-	PIO setup
 *	@ap: ATA interface
 *	@adev: device on the interface
 *
 *	Perform PIO mode setup.
 */

static void hpt372_set_piomode(struct ata_port *ap, struct ata_device *adev)
{
	hpt372_set_mode(ap, adev, adev->pio_mode);
547 548 549 550 551 552 553
}

/**
 *	hpt372_set_dmamode		-	DMA timing setup
 *	@ap: ATA interface
 *	@adev: Device being configured
 *
554
 *	Set up the channel for MWDMA or UDMA modes.
555
 */
556

557 558
static void hpt372_set_dmamode(struct ata_port *ap, struct ata_device *adev)
{
559
	hpt372_set_mode(ap, adev, adev->dma_mode);
560 561 562 563 564 565 566 567
}

/**
 *	hpt37x_bmdma_end		-	DMA engine stop
 *	@qc: ATA command
 *
 *	Clean up after the HPT372 and later DMA engine
 */
568

569 570 571 572
static void hpt37x_bmdma_stop(struct ata_queued_cmd *qc)
{
	struct ata_port *ap = qc->ap;
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
573
	int mscreg = 0x50 + 4 * ap->port_no;
574
	u8 bwsr_stat, msc_stat;
575

576 577 578 579 580 581 582 583 584
	pci_read_config_byte(pdev, 0x6A, &bwsr_stat);
	pci_read_config_byte(pdev, mscreg, &msc_stat);
	if (bwsr_stat & (1 << ap->port_no))
		pci_write_config_byte(pdev, mscreg, msc_stat | 0x30);
	ata_bmdma_stop(qc);
}


static struct scsi_host_template hpt37x_sht = {
585
	ATA_BMDMA_SHT(DRV_NAME),
586 587 588 589 590
};

/*
 *	Configuration for HPT370
 */
591

592
static struct ata_port_operations hpt370_port_ops = {
593
	.inherits	= &ata_bmdma_port_ops,
594 595 596

	.bmdma_stop	= hpt370_bmdma_stop,

597
	.mode_filter	= hpt370_filter,
598
	.cable_detect	= hpt37x_cable_detect,
599 600
	.set_piomode	= hpt370_set_piomode,
	.set_dmamode	= hpt370_set_dmamode,
601
	.prereset	= hpt37x_pre_reset,
602
};
603 604 605 606

/*
 *	Configuration for HPT370A. Close to 370 but less filters
 */
607

608
static struct ata_port_operations hpt370a_port_ops = {
609
	.inherits	= &hpt370_port_ops,
610
	.mode_filter	= hpt370a_filter,
611
};
612 613

/*
614 615
 *	Configuration for HPT371 and HPT302. Slightly different PIO and DMA
 *	mode setting functionality.
616
 */
617

618
static struct ata_port_operations hpt302_port_ops = {
619
	.inherits	= &ata_bmdma_port_ops,
620 621 622

	.bmdma_stop	= hpt37x_bmdma_stop,

623
	.cable_detect	= hpt37x_cable_detect,
624 625
	.set_piomode	= hpt372_set_piomode,
	.set_dmamode	= hpt372_set_dmamode,
626
	.prereset	= hpt37x_pre_reset,
627
};
628 629

/*
630 631 632 633 634 635 636 637 638 639 640
 *	Configuration for HPT372. Mode setting works like 371 and 302
 *	but we have a mode filter.
 */

static struct ata_port_operations hpt372_port_ops = {
	.inherits	= &hpt302_port_ops,
	.mode_filter	= hpt372_filter,
};

/*
 *	Configuration for HPT374. Mode setting and filtering works like 372
641
 *	but we have a different cable detection procedure for function 1.
642
 */
643

644
static struct ata_port_operations hpt374_fn1_port_ops = {
645
	.inherits	= &hpt372_port_ops,
646
	.cable_detect	= hpt374_fn1_cable_detect,
647
};
648 649

/**
650
 *	hpt37x_clock_slot	-	Turn timing to PC clock entry
651 652 653 654 655 656
 *	@freq: Reported frequency timing
 *	@base: Base timing
 *
 *	Turn the timing data intoa clock slot (0 for 33, 1 for 40, 2 for 50
 *	and 3 for 66Mhz)
 */
657

658 659 660 661 662 663 664 665 666 667 668 669 670 671
static int hpt37x_clock_slot(unsigned int freq, unsigned int base)
{
	unsigned int f = (base * freq) / 192;	/* Mhz */
	if (f < 40)
		return 0;	/* 33Mhz slot */
	if (f < 45)
		return 1;	/* 40Mhz slot */
	if (f < 55)
		return 2;	/* 50Mhz slot */
	return 3;		/* 60Mhz slot */
}

/**
 *	hpt37x_calibrate_dpll		-	Calibrate the DPLL loop
672
 *	@dev: PCI device
673 674 675 676 677 678 679 680 681 682
 *
 *	Perform a calibration cycle on the HPT37x DPLL. Returns 1 if this
 *	succeeds
 */

static int hpt37x_calibrate_dpll(struct pci_dev *dev)
{
	u8 reg5b;
	u32 reg5c;
	int tries;
683

684
	for (tries = 0; tries < 0x5000; tries++) {
685 686 687 688
		udelay(50);
		pci_read_config_byte(dev, 0x5b, &reg5b);
		if (reg5b & 0x80) {
			/* See if it stays set */
689
			for (tries = 0; tries < 0x1000; tries++) {
690 691 692 693 694 695 696
				pci_read_config_byte(dev, 0x5b, &reg5b);
				/* Failed ? */
				if ((reg5b & 0x80) == 0)
					return 0;
			}
			/* Turn off tuning, we have the DPLL set */
			pci_read_config_dword(dev, 0x5c, &reg5c);
697
			pci_write_config_dword(dev, 0x5c, reg5c & ~0x100);
698 699 700 701 702 703
			return 1;
		}
	}
	/* Never went stable */
	return 0;
}
704 705 706 707 708

static u32 hpt374_read_freq(struct pci_dev *pdev)
{
	u32 freq;
	unsigned long io_base = pci_resource_start(pdev, 4);
709

710
	if (PCI_FUNC(pdev->devfn) & 1) {
711 712 713
		struct pci_dev *pdev_0;

		pdev_0 = pci_get_slot(pdev->bus, pdev->devfn - 1);
714 715 716 717 718 719
		/* Someone hot plugged the controller on us ? */
		if (pdev_0 == NULL)
			return 0;
		io_base = pci_resource_start(pdev_0, 4);
		freq = inl(io_base + 0x90);
		pci_dev_put(pdev_0);
720
	} else
721 722 723 724
		freq = inl(io_base + 0x90);
	return freq;
}

725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755
/**
 *	hpt37x_init_one		-	Initialise an HPT37X/302
 *	@dev: PCI device
 *	@id: Entry in match table
 *
 *	Initialise an HPT37x device. There are some interesting complications
 *	here. Firstly the chip may report 366 and be one of several variants.
 *	Secondly all the timings depend on the clock for the chip which we must
 *	detect and look up
 *
 *	This is the known chip mappings. It may be missing a couple of later
 *	releases.
 *
 *	Chip version		PCI		Rev	Notes
 *	HPT366			4 (HPT366)	0	Other driver
 *	HPT366			4 (HPT366)	1	Other driver
 *	HPT368			4 (HPT366)	2	Other driver
 *	HPT370			4 (HPT366)	3	UDMA100
 *	HPT370A			4 (HPT366)	4	UDMA100
 *	HPT372			4 (HPT366)	5	UDMA133 (1)
 *	HPT372N			4 (HPT366)	6	Other driver
 *	HPT372A			5 (HPT372)	1	UDMA133 (1)
 *	HPT372N			5 (HPT372)	2	Other driver
 *	HPT302			6 (HPT302)	1	UDMA133
 *	HPT302N			6 (HPT302)	2	Other driver
 *	HPT371			7 (HPT371)	*	UDMA133
 *	HPT374			8 (HPT374)	*	UDMA133 4 channel
 *	HPT372N			9 (HPT372N)	*	Other driver
 *
 *	(1) UDMA133 support depends on the bus clock
 */
756

757 758 759
static int hpt37x_init_one(struct pci_dev *dev, const struct pci_device_id *id)
{
	/* HPT370 - UDMA100 */
760
	static const struct ata_port_info info_hpt370 = {
761
		.flags = ATA_FLAG_SLAVE_POSS,
762 763
		.pio_mask = ATA_PIO4,
		.mwdma_mask = ATA_MWDMA2,
764
		.udma_mask = ATA_UDMA5,
765 766 767
		.port_ops = &hpt370_port_ops
	};
	/* HPT370A - UDMA100 */
768
	static const struct ata_port_info info_hpt370a = {
769
		.flags = ATA_FLAG_SLAVE_POSS,
770 771
		.pio_mask = ATA_PIO4,
		.mwdma_mask = ATA_MWDMA2,
772
		.udma_mask = ATA_UDMA5,
773 774
		.port_ops = &hpt370a_port_ops
	};
775
	/* HPT370 - UDMA66 */
776
	static const struct ata_port_info info_hpt370_33 = {
777
		.flags = ATA_FLAG_SLAVE_POSS,
778 779
		.pio_mask = ATA_PIO4,
		.mwdma_mask = ATA_MWDMA2,
780
		.udma_mask = ATA_UDMA4,
781 782
		.port_ops = &hpt370_port_ops
	};
783
	/* HPT370A - UDMA66 */
784
	static const struct ata_port_info info_hpt370a_33 = {
785
		.flags = ATA_FLAG_SLAVE_POSS,
786 787
		.pio_mask = ATA_PIO4,
		.mwdma_mask = ATA_MWDMA2,
788
		.udma_mask = ATA_UDMA4,
789 790
		.port_ops = &hpt370a_port_ops
	};
791
	/* HPT372 - UDMA133 */
792
	static const struct ata_port_info info_hpt372 = {
793
		.flags = ATA_FLAG_SLAVE_POSS,
794 795
		.pio_mask = ATA_PIO4,
		.mwdma_mask = ATA_MWDMA2,
796
		.udma_mask = ATA_UDMA6,
797 798
		.port_ops = &hpt372_port_ops
	};
799 800 801 802 803 804 805 806
	/* HPT371, 302 - UDMA133 */
	static const struct ata_port_info info_hpt302 = {
		.flags = ATA_FLAG_SLAVE_POSS,
		.pio_mask = ATA_PIO4,
		.mwdma_mask = ATA_MWDMA2,
		.udma_mask = ATA_UDMA6,
		.port_ops = &hpt302_port_ops
	};
807
	/* HPT374 - UDMA100, function 1 uses different cable_detect method */
808 809
	static const struct ata_port_info info_hpt374_fn0 = {
		.flags = ATA_FLAG_SLAVE_POSS,
810 811
		.pio_mask = ATA_PIO4,
		.mwdma_mask = ATA_MWDMA2,
812 813 814 815
		.udma_mask = ATA_UDMA5,
		.port_ops = &hpt372_port_ops
	};
	static const struct ata_port_info info_hpt374_fn1 = {
816
		.flags = ATA_FLAG_SLAVE_POSS,
817 818
		.pio_mask = ATA_PIO4,
		.mwdma_mask = ATA_MWDMA2,
819
		.udma_mask = ATA_UDMA5,
820
		.port_ops = &hpt374_fn1_port_ops
821 822 823
	};

	static const int MHz[4] = { 33, 40, 50, 66 };
824
	void *private_data = NULL;
825
	const struct ata_port_info *ppi[] = { NULL, NULL };
826
	u8 rev = dev->revision;
827
	u8 irqmask;
828
	u8 mcr1;
829
	u32 freq;
830
	int prefer_dpll = 1;
831

832
	unsigned long iobase = pci_resource_start(dev, 4);
833 834 835

	const struct hpt_chip *chip_table;
	int clock_slot;
836 837 838 839 840
	int rc;

	rc = pcim_enable_device(dev);
	if (rc)
		return rc;
841

842 843
	switch (dev->device) {
	case PCI_DEVICE_ID_TTI_HPT366:
844 845
		/* May be a later chip in disguise. Check */
		/* Older chips are in the HPT366 driver. Ignore them */
846
		if (rev < 3)
847 848
			return -ENODEV;
		/* N series chips have their own driver. Ignore */
849
		if (rev == 6)
850 851
			return -ENODEV;

852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867
		switch (rev) {
		case 3:
			ppi[0] = &info_hpt370;
			chip_table = &hpt370;
			prefer_dpll = 0;
			break;
		case 4:
			ppi[0] = &info_hpt370a;
			chip_table = &hpt370a;
			prefer_dpll = 0;
			break;
		case 5:
			ppi[0] = &info_hpt372;
			chip_table = &hpt372;
			break;
		default:
868 869
			pr_err("Unknown HPT366 subtype, please report (%d)\n",
			       rev);
870
			return -ENODEV;
871
		}
872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908
		break;
	case PCI_DEVICE_ID_TTI_HPT372:
		/* 372N if rev >= 2 */
		if (rev >= 2)
			return -ENODEV;
		ppi[0] = &info_hpt372;
		chip_table = &hpt372a;
		break;
	case PCI_DEVICE_ID_TTI_HPT302:
		/* 302N if rev > 1 */
		if (rev > 1)
			return -ENODEV;
		ppi[0] = &info_hpt302;
		/* Check this */
		chip_table = &hpt302;
		break;
	case PCI_DEVICE_ID_TTI_HPT371:
		if (rev > 1)
			return -ENODEV;
		ppi[0] = &info_hpt302;
		chip_table = &hpt371;
		/*
		 * Single channel device, master is not present but the BIOS
		 * (or us for non x86) must mark it absent
		 */
		pci_read_config_byte(dev, 0x50, &mcr1);
		mcr1 &= ~0x04;
		pci_write_config_byte(dev, 0x50, mcr1);
		break;
	case PCI_DEVICE_ID_TTI_HPT374:
		chip_table = &hpt374;
		if (!(PCI_FUNC(dev->devfn) & 1))
			*ppi = &info_hpt374_fn0;
		else
			*ppi = &info_hpt374_fn1;
		break;
	default:
909
		pr_err("PCI table is bogus, please report (%d)\n", dev->device);
910
		return -ENODEV;
911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929
	}
	/* Ok so this is a chip we support */

	pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, (L1_CACHE_BYTES / 4));
	pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0x78);
	pci_write_config_byte(dev, PCI_MIN_GNT, 0x08);
	pci_write_config_byte(dev, PCI_MAX_LAT, 0x08);

	pci_read_config_byte(dev, 0x5A, &irqmask);
	irqmask &= ~0x10;
	pci_write_config_byte(dev, 0x5a, irqmask);

	/*
	 * default to pci clock. make sure MA15/16 are set to output
	 * to prevent drives having problems with 40-pin cables. Needed
	 * for some drives such as IBM-DTLA which will not enter ready
	 * state on reset when PDIAG is a input.
	 */

930
	pci_write_config_byte(dev, 0x5b, 0x23);
931

932 933 934 935 936 937
	/*
	 * HighPoint does this for HPT372A.
	 * NOTE: This register is only writeable via I/O space.
	 */
	if (chip_table == &hpt372a)
		outb(0x0e, iobase + 0x9c);
938

939 940 941 942 943
	/*
	 * Some devices do not let this value be accessed via PCI space
	 * according to the old driver. In addition we must use the value
	 * from FN 0 on the HPT374.
	 */
944 945 946 947 948 949 950

	if (chip_table == &hpt374) {
		freq = hpt374_read_freq(dev);
		if (freq == 0)
			return -ENODEV;
	} else
		freq = inl(iobase + 0x90);
951

952 953 954 955
	if ((freq >> 12) != 0xABCDE) {
		int i;
		u8 sr;
		u32 total = 0;
956

957
		pr_warn("BIOS has not set timing clocks\n");
958

959
		/* This is the process the HPT371 BIOS is reported to use */
960
		for (i = 0; i < 128; i++) {
961
			pci_read_config_byte(dev, 0x78, &sr);
962
			total += sr & 0x1FF;
963 964 965 966 967
			udelay(15);
		}
		freq = total / 128;
	}
	freq &= 0x1FF;
968

969 970 971 972
	/*
	 *	Turn the frequency check into a band and then find a timing
	 *	table to match it.
	 */
973

974
	clock_slot = hpt37x_clock_slot(freq, chip_table->base);
975
	if (chip_table->clocks[clock_slot] == NULL || prefer_dpll) {
976 977
		/*
		 *	We need to try PLL mode instead
978 979 980
		 *
		 *	For non UDMA133 capable devices we should
		 *	use a 50MHz DPLL by choice
981
		 */
982
		unsigned int f_low, f_high;
983
		int dpll, adjust;
984

985
		/* Compute DPLL */
986
		dpll = (ppi[0]->udma_mask & 0xC0) ? 3 : 2;
987

988
		f_low = (MHz[clock_slot] * 48) / MHz[dpll];
989
		f_high = f_low + 2;
990 991
		if (clock_slot > 1)
			f_high += 2;
992 993 994

		/* Select the DPLL clock. */
		pci_write_config_byte(dev, 0x5b, 0x21);
995 996
		pci_write_config_dword(dev, 0x5C,
				       (f_high << 16) | f_low | 0x100);
997

998
		for (adjust = 0; adjust < 8; adjust++) {
999 1000
			if (hpt37x_calibrate_dpll(dev))
				break;
1001 1002 1003 1004
			/*
			 * See if it'll settle at a fractionally
			 * different clock
			 */
1005 1006 1007 1008
			if (adjust & 1)
				f_low -= adjust >> 1;
			else
				f_high += adjust >> 1;
1009 1010
			pci_write_config_dword(dev, 0x5C,
					       (f_high << 16) | f_low | 0x100);
1011 1012
		}
		if (adjust == 8) {
1013
			pr_err("DPLL did not stabilize!\n");
1014 1015
			return -ENODEV;
		}
1016
		if (dpll == 3)
1017
			private_data = (void *)hpt37x_timings_66;
1018
		else
1019
			private_data = (void *)hpt37x_timings_50;
1020

1021
		pr_info("bus clock %dMHz, using %dMHz DPLL\n",
1022
			MHz[clock_slot], MHz[dpll]);
1023
	} else {
1024
		private_data = (void *)chip_table->clocks[clock_slot];
1025
		/*
1026 1027 1028
		 *	Perform a final fixup. Note that we will have used the
		 *	DPLL on the HPT372 which means we don't have to worry
		 *	about lack of UDMA133 support on lower clocks
1029
		 */
1030

1031 1032 1033 1034
		if (clock_slot < 2 && ppi[0] == &info_hpt370)
			ppi[0] = &info_hpt370_33;
		if (clock_slot < 2 && ppi[0] == &info_hpt370a)
			ppi[0] = &info_hpt370a_33;
1035

1036
		pr_info("%s using %dMHz bus clock\n",
1037
			chip_table->name, MHz[clock_slot]);
1038
	}
1039

1040
	/* Now kick off ATA set up */
1041
	return ata_pci_bmdma_init_one(dev, ppi, &hpt37x_sht, private_data, 0);
1042 1043
}

1044 1045 1046 1047 1048 1049 1050 1051
static const struct pci_device_id hpt37x[] = {
	{ PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT366), },
	{ PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT371), },
	{ PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT372), },
	{ PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT374), },
	{ PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT302), },

	{ },
1052 1053 1054
};

static struct pci_driver hpt37x_pci_driver = {
1055
	.name		= DRV_NAME,
1056
	.id_table	= hpt37x,
1057
	.probe		= hpt37x_init_one,
1058 1059 1060
	.remove		= ata_pci_remove_one
};

Axel Lin's avatar
Axel Lin committed
1061
module_pci_driver(hpt37x_pci_driver);
1062 1063 1064 1065 1066 1067

MODULE_AUTHOR("Alan Cox");
MODULE_DESCRIPTION("low-level driver for the Highpoint HPT37x/30x");
MODULE_LICENSE("GPL");
MODULE_DEVICE_TABLE(pci, hpt37x);
MODULE_VERSION(DRV_VERSION);