pata_sil680.c 11.4 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13
/*
 * pata_sil680.c 	- SIL680 PATA for new ATA layer
 *			  (C) 2005 Red Hat Inc
 *
 * based upon
 *
 * linux/drivers/ide/pci/siimage.c		Version 1.07	Nov 30, 2003
 *
 * Copyright (C) 2001-2002	Andre Hedrick <andre@linux-ide.org>
 * Copyright (C) 2003		Red Hat <alan@redhat.com>
 *
 *  May be copied or modified under the terms of the GNU General Public License
 *
14
 *  Documentation publicly available.
15 16 17
 *
 *	If you have strange problems with nVidia chipset systems please
 *	see the SI support documentation and update your system BIOS
18
 *	if necessary
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34
 *
 * TODO
 *	If we know all our devices are LBA28 (or LBA28 sized)  we could use
 *	the command fifo mode.
 */

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/blkdev.h>
#include <linux/delay.h>
#include <scsi/scsi_host.h>
#include <linux/libata.h>

#define DRV_NAME "pata_sil680"
Alan Cox's avatar
Alan Cox committed
35
#define DRV_VERSION "0.4.9"
36

37 38
#define SIL680_MMIO_BAR		5

39 40
/**
 *	sil680_selreg		-	return register base
41
 *	@ap: ATA interface
42 43
 *	@r: config offset
 *
44 45 46
 *	Turn a config register offset into the right address in PCI space
 *	to access the control register in question.
 *
47
 *	Thankfully this is a configuration operation so isn't performance
48 49 50 51 52 53 54 55 56 57 58 59
 *	criticial.
 */

static unsigned long sil680_selreg(struct ata_port *ap, int r)
{
	unsigned long base = 0xA0 + r;
	base += (ap->port_no << 4);
	return base;
}

/**
 *	sil680_seldev		-	return register base
60
 *	@ap: ATA interface
61 62
 *	@r: config offset
 *
63 64 65
 *	Turn a config register offset into the right address in PCI space
 *	to access the control register in question including accounting for
 *	the unit shift.
66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84
 */

static unsigned long sil680_seldev(struct ata_port *ap, struct ata_device *adev, int r)
{
	unsigned long base = 0xA0 + r;
	base += (ap->port_no << 4);
	base |= adev->devno ? 2 : 0;
	return base;
}


/**
 *	sil680_cable_detect	-	cable detection
 *	@ap: ATA port
 *
 *	Perform cable detection. The SIL680 stores this in PCI config
 *	space for us.
 */

85 86
static int sil680_cable_detect(struct ata_port *ap)
{
87 88 89 90 91 92 93 94 95 96 97
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	unsigned long addr = sil680_selreg(ap, 0);
	u8 ata66;
	pci_read_config_byte(pdev, addr, &ata66);
	if (ata66 & 1)
		return ATA_CBL_PATA80;
	else
		return ATA_CBL_PATA40;
}

/**
98
 *	sil680_set_piomode	-	set PIO mode data
99 100 101 102 103 104 105 106 107 108
 *	@ap: ATA interface
 *	@adev: ATA device
 *
 *	Program the SIL680 registers for PIO mode. Note that the task speed
 *	registers are shared between the devices so we must pick the lowest
 *	mode for command work.
 */

static void sil680_set_piomode(struct ata_port *ap, struct ata_device *adev)
{
109 110 111 112 113 114
	static const u16 speed_p[5] = {
		0x328A, 0x2283, 0x1104, 0x10C3, 0x10C1
	};
	static const u16 speed_t[5] = {
		0x328A, 0x2283, 0x1281, 0x10C3, 0x10C1
	};
115 116 117

	unsigned long tfaddr = sil680_selreg(ap, 0x02);
	unsigned long addr = sil680_seldev(ap, adev, 0x04);
Alan's avatar
Alan committed
118
	unsigned long addr_mask = 0x80 + 4 * ap->port_no;
119 120 121
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	int pio = adev->pio_mode - XFER_PIO_0;
	int lowest_pio = pio;
Alan's avatar
Alan committed
122
	int port_shift = 4 * adev->devno;
123
	u16 reg;
Alan's avatar
Alan committed
124
	u8 mode;
125 126 127 128 129 130 131 132 133 134

	struct ata_device *pair = ata_dev_pair(adev);

	if (pair != NULL && adev->pio_mode > pair->pio_mode)
		lowest_pio = pair->pio_mode - XFER_PIO_0;

	pci_write_config_word(pdev, addr, speed_p[pio]);
	pci_write_config_word(pdev, tfaddr, speed_t[lowest_pio]);

	pci_read_config_word(pdev, tfaddr-2, &reg);
Alan's avatar
Alan committed
135
	pci_read_config_byte(pdev, addr_mask, &mode);
136

137
	reg &= ~0x0200;			/* Clear IORDY */
Alan's avatar
Alan committed
138
	mode &= ~(3 << port_shift);	/* Clear IORDY and DMA bits */
139

Alan's avatar
Alan committed
140
	if (ata_pio_need_iordy(adev)) {
141
		reg |= 0x0200;		/* Enable IORDY */
Alan's avatar
Alan committed
142 143
		mode |= 1 << port_shift;
	}
144
	pci_write_config_word(pdev, tfaddr-2, reg);
Alan's avatar
Alan committed
145
	pci_write_config_byte(pdev, addr_mask, mode);
146 147 148
}

/**
149
 *	sil680_set_dmamode	-	set DMA mode data
150 151 152
 *	@ap: ATA interface
 *	@adev: ATA device
 *
153 154 155
 *	Program the MWDMA/UDMA modes for the sil680 chipset.
 *
 *	The MWDMA mode values are pulled from a lookup table
156 157 158 159 160
 *	while the chipset uses mode number for UDMA.
 */

static void sil680_set_dmamode(struct ata_port *ap, struct ata_device *adev)
{
161
	static const u8 ultra_table[2][7] = {
162 163 164
		{ 0x0C, 0x07, 0x05, 0x04, 0x02, 0x01, 0xFF },	/* 100MHz */
		{ 0x0F, 0x0B, 0x07, 0x05, 0x03, 0x02, 0x01 },	/* 133Mhz */
	};
165
	static const u16 dma_table[3] = { 0x2208, 0x10C2, 0x10C1 };
166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184

	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	unsigned long ma = sil680_seldev(ap, adev, 0x08);
	unsigned long ua = sil680_seldev(ap, adev, 0x0C);
	unsigned long addr_mask = 0x80 + 4 * ap->port_no;
	int port_shift = adev->devno * 4;
	u8 scsc, mode;
	u16 multi, ultra;

	pci_read_config_byte(pdev, 0x8A, &scsc);
	pci_read_config_byte(pdev, addr_mask, &mode);
	pci_read_config_word(pdev, ma, &multi);
	pci_read_config_word(pdev, ua, &ultra);

	/* Mask timing bits */
	ultra &= ~0x3F;
	mode &= ~(0x03 << port_shift);

	/* Extract scsc */
185
	scsc = (scsc & 0x30) ? 1 : 0;
186 187 188 189 190 191 192 193 194 195 196 197 198 199

	if (adev->dma_mode >= XFER_UDMA_0) {
		multi = 0x10C1;
		ultra |= ultra_table[scsc][adev->dma_mode - XFER_UDMA_0];
		mode |= (0x03 << port_shift);
	} else {
		multi = dma_table[adev->dma_mode - XFER_MW_DMA_0];
		mode |= (0x02 << port_shift);
	}
	pci_write_config_byte(pdev, addr_mask, mode);
	pci_write_config_word(pdev, ma, multi);
	pci_write_config_word(pdev, ua, ultra);
}

200 201 202 203 204 205 206 207 208 209 210 211
/**
 *	sil680_sff_exec_command - issue ATA command to host controller
 *	@ap: port to which command is being issued
 *	@tf: ATA taskfile register set
 *
 *	Issues ATA command, with proper synchronization with interrupt
 *	handler / other threads. Use our MMIO space for PCI posting to avoid
 *	a hideously slow cycle all the way to the device.
 *
 *	LOCKING:
 *	spin_lock_irqsave(host lock)
 */
212 213
static void sil680_sff_exec_command(struct ata_port *ap,
				    const struct ata_taskfile *tf)
214 215 216 217 218 219
{
	DPRINTK("ata%u: cmd 0x%X\n", ap->print_id, tf->command);
	iowrite8(tf->command, ap->ioaddr.command_addr);
	ioread8(ap->ioaddr.bmdma_addr + ATA_DMA_CMD);
}

220 221 222 223 224 225 226 227 228 229 230
static bool sil680_sff_irq_check(struct ata_port *ap)
{
	struct pci_dev *pdev	= to_pci_dev(ap->host->dev);
	unsigned long addr	= sil680_selreg(ap, 1);
	u8 val;

	pci_read_config_byte(pdev, addr, &val);

	return val & 0x08;
}

231
static struct scsi_host_template sil680_sht = {
232
	ATA_BMDMA_SHT(DRV_NAME),
233 234
};

235

236
static struct ata_port_operations sil680_port_ops = {
237 238
	.inherits		= &ata_bmdma32_port_ops,
	.sff_exec_command	= sil680_sff_exec_command,
239
	.sff_irq_check		= sil680_sff_irq_check,
240 241 242
	.cable_detect		= sil680_cable_detect,
	.set_piomode		= sil680_set_piomode,
	.set_dmamode		= sil680_set_dmamode,
243 244
};

245 246 247 248 249 250 251 252
/**
 *	sil680_init_chip		-	chip setup
 *	@pdev: PCI device
 *
 *	Perform all the chip setup which must be done both when the device
 *	is powered up on boot and when we resume in case we resumed from RAM.
 *	Returns the final clock settings.
 */
253

254
static u8 sil680_init_chip(struct pci_dev *pdev, int *try_mmio)
255 256 257
{
	u8 tmpbyte	= 0;

258
	/* FIXME: double check */
259 260
	pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE,
			      pdev->revision ? 1 : 255);
261 262 263 264 265 266

	pci_write_config_byte(pdev, 0x80, 0x00);
	pci_write_config_byte(pdev, 0x84, 0x00);

	pci_read_config_byte(pdev, 0x8A, &tmpbyte);

267 268
	dev_dbg(&pdev->dev, "sil680: BA5_EN = %d clock = %02X\n",
		tmpbyte & 1, tmpbyte & 0x30);
269

270
	*try_mmio = 0;
271
#ifdef CONFIG_PPC
272 273 274
	if (machine_is(cell))
		*try_mmio = (tmpbyte & 1) || pci_resource_start(pdev, 5);
#endif
275

276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291
	switch (tmpbyte & 0x30) {
	case 0x00:
		/* 133 clock attempt to force it on */
		pci_write_config_byte(pdev, 0x8A, tmpbyte|0x10);
		break;
	case 0x30:
		/* if clocking is disabled */
		/* 133 clock attempt to force it on */
		pci_write_config_byte(pdev, 0x8A, tmpbyte & ~0x20);
		break;
	case 0x10:
		/* 133 already */
		break;
	case 0x20:
		/* BIOS set PCI x2 clocking */
		break;
292 293 294
	}

	pci_read_config_byte(pdev,   0x8A, &tmpbyte);
295 296
	dev_dbg(&pdev->dev, "sil680: BA5_EN = %d clock = %02X\n",
		tmpbyte & 1, tmpbyte & 0x30);
297 298 299 300 301 302 303 304 305 306 307 308

	pci_write_config_byte(pdev,  0xA1, 0x72);
	pci_write_config_word(pdev,  0xA2, 0x328A);
	pci_write_config_dword(pdev, 0xA4, 0x62DD62DD);
	pci_write_config_dword(pdev, 0xA8, 0x43924392);
	pci_write_config_dword(pdev, 0xAC, 0x40094009);
	pci_write_config_byte(pdev,  0xB1, 0x72);
	pci_write_config_word(pdev,  0xB2, 0x328A);
	pci_write_config_dword(pdev, 0xB4, 0x62DD62DD);
	pci_write_config_dword(pdev, 0xB8, 0x43924392);
	pci_write_config_dword(pdev, 0xBC, 0x40094009);

309 310 311 312 313 314 315 316 317 318 319 320 321
	switch (tmpbyte & 0x30) {
	case 0x00:
		printk(KERN_INFO "sil680: 100MHz clock.\n");
		break;
	case 0x10:
		printk(KERN_INFO "sil680: 133MHz clock.\n");
		break;
	case 0x20:
		printk(KERN_INFO "sil680: Using PCI clock.\n");
		break;
	/* This last case is _NOT_ ok */
	case 0x30:
		printk(KERN_ERR "sil680: Clock disabled ?\n");
322 323 324 325
	}
	return tmpbyte & 0x30;
}

326
static int sil680_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
327
{
328
	static const struct ata_port_info info = {
329
		.flags = ATA_FLAG_SLAVE_POSS,
330 331
		.pio_mask = ATA_PIO4,
		.mwdma_mask = ATA_MWDMA2,
332
		.udma_mask = ATA_UDMA6,
333 334
		.port_ops = &sil680_port_ops
	};
335
	static const struct ata_port_info info_slow = {
336
		.flags = ATA_FLAG_SLAVE_POSS,
337 338
		.pio_mask = ATA_PIO4,
		.mwdma_mask = ATA_MWDMA2,
339
		.udma_mask = ATA_UDMA5,
340 341
		.port_ops = &sil680_port_ops
	};
342
	const struct ata_port_info *ppi[] = { &info, NULL };
343 344 345
	struct ata_host *host;
	void __iomem *mmio_base;
	int rc, try_mmio;
346

347
	ata_print_version_once(&pdev->dev, DRV_VERSION);
348

349 350 351 352
	rc = pcim_enable_device(pdev);
	if (rc)
		return rc;

353
	switch (sil680_init_chip(pdev, &try_mmio)) {
354
		case 0:
355
			ppi[0] = &info_slow;
356 357 358
			break;
		case 0x30:
			return -ENODEV;
359
	}
360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391

	if (!try_mmio)
		goto use_ioports;

	/* Try to acquire MMIO resources and fallback to PIO if
	 * that fails
	 */
	rc = pcim_iomap_regions(pdev, 1 << SIL680_MMIO_BAR, DRV_NAME);
	if (rc)
		goto use_ioports;

	/* Allocate host and set it up */
	host = ata_host_alloc_pinfo(&pdev->dev, ppi, 2);
	if (!host)
		return -ENOMEM;
	host->iomap = pcim_iomap_table(pdev);

	/* Setup DMA masks */
	rc = pci_set_dma_mask(pdev, ATA_DMA_MASK);
	if (rc)
		return rc;
	rc = pci_set_consistent_dma_mask(pdev, ATA_DMA_MASK);
	if (rc)
		return rc;
	pci_set_master(pdev);

	/* Get MMIO base and initialize port addresses */
	mmio_base = host->iomap[SIL680_MMIO_BAR];
	host->ports[0]->ioaddr.bmdma_addr = mmio_base + 0x00;
	host->ports[0]->ioaddr.cmd_addr = mmio_base + 0x80;
	host->ports[0]->ioaddr.ctl_addr = mmio_base + 0x8a;
	host->ports[0]->ioaddr.altstatus_addr = mmio_base + 0x8a;
Tejun Heo's avatar
Tejun Heo committed
392
	ata_sff_std_ports(&host->ports[0]->ioaddr);
393 394 395 396
	host->ports[1]->ioaddr.bmdma_addr = mmio_base + 0x08;
	host->ports[1]->ioaddr.cmd_addr = mmio_base + 0xc0;
	host->ports[1]->ioaddr.ctl_addr = mmio_base + 0xca;
	host->ports[1]->ioaddr.altstatus_addr = mmio_base + 0xca;
Tejun Heo's avatar
Tejun Heo committed
397
	ata_sff_std_ports(&host->ports[1]->ioaddr);
398 399

	/* Register & activate */
400
	return ata_host_activate(host, pdev->irq, ata_bmdma_interrupt,
Tejun Heo's avatar
Tejun Heo committed
401
				 IRQF_SHARED, &sil680_sht);
402 403

use_ioports:
404
	return ata_pci_bmdma_init_one(pdev, ppi, &sil680_sht, NULL, 0);
405 406
}

407
#ifdef CONFIG_PM
408 409
static int sil680_reinit_one(struct pci_dev *pdev)
{
410 411
	struct ata_host *host = dev_get_drvdata(&pdev->dev);
	int try_mmio, rc;
412

413 414 415
	rc = ata_pci_device_do_resume(pdev);
	if (rc)
		return rc;
416
	sil680_init_chip(pdev, &try_mmio);
417 418
	ata_host_resume(host);
	return 0;
419
}
420
#endif
421

422
static const struct pci_device_id sil680[] = {
423 424 425
	{ PCI_VDEVICE(CMD, PCI_DEVICE_ID_SII_680), },

	{ },
426 427 428
};

static struct pci_driver sil680_pci_driver = {
429
	.name 		= DRV_NAME,
430 431
	.id_table	= sil680,
	.probe 		= sil680_init_one,
432
	.remove		= ata_pci_remove_one,
433
#ifdef CONFIG_PM
434 435
	.suspend	= ata_pci_device_suspend,
	.resume		= sil680_reinit_one,
436
#endif
437 438
};

Axel Lin's avatar
Axel Lin committed
439
module_pci_driver(sil680_pci_driver);
440 441 442 443 444 445

MODULE_AUTHOR("Alan Cox");
MODULE_DESCRIPTION("low-level driver for SI680 PATA");
MODULE_LICENSE("GPL");
MODULE_DEVICE_TABLE(pci, sil680);
MODULE_VERSION(DRV_VERSION);