mac.h 48.6 KB
Newer Older
1 2 3 4 5
/*
 * Licensed to the OpenAirInterface (OAI) Software Alliance under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.
 * The OpenAirInterface Software Alliance licenses this file to You under
Cedric Roux's avatar
Cedric Roux committed
6
 * the OAI Public License, Version 1.1  (the "License"); you may not use this file
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
 * except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.openairinterface.org/?page_id=698
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *-------------------------------------------------------------------------------
 * For more information about the OpenAirInterface (OAI) Software Alliance:
 *      contact@openairinterface.org
 */

22
/*! \file LAYER2/MAC/defs.h
23
* \brief MAC data structures, constant, and function prototype
24
* \author Navid Nikaein and Raymond Knopp
25 26
* \date 2011
* \version 0.5
27
* \email navid.nikaein@eurecom.fr
28 29

*/
30 31 32 33
/** @defgroup _oai2  openair2 Reference Implementation
 * @ingroup _ref_implementation_
 * @{
 */
34

35
/*@}*/
36

37 38 39 40 41 42 43 44
#ifndef __LAYER2_MAC_DEFS_H__
#define __LAYER2_MAC_DEFS_H__



#include <stdio.h>
#include <stdlib.h>
#include <string.h>
45

46
#include "COMMON/platform_constants.h"
47
#include "BCCH-BCH-Message.h"
48
#include "RadioResourceConfigCommon.h"
49
#include "RadioResourceConfigCommonSIB.h"
50 51
#include "RadioResourceConfigDedicated.h"
#include "MeasGapConfig.h"
52
#include "SchedulingInfoList.h"
53 54 55
#include "TDD-Config.h"
#include "RACH-ConfigCommon.h"
#include "MeasObjectToAddModList.h"
56
#include "MobilityControlInfo.h"
57
#if (RRC_VERSION >= MAKE_VERSION(9, 0, 0))
58 59 60
#include "MBSFN-AreaInfoList-r9.h"
#include "MBSFN-SubframeConfigList.h"
#include "PMCH-InfoList-r9.h"
61 62
#endif
#if (RRC_VERSION >= MAKE_VERSION(10, 0, 0))
knopp's avatar
 
knopp committed
63
#include "SCellToAddMod-r10.h"
64
#endif
65
#if (RRC_VERSION >= MAKE_VERSION(13, 0, 0))
66
#include "SystemInformationBlockType1-v1310-IEs.h"
67
#include "SystemInformationBlockType18-r12.h"
68
#endif
69
#include "RadioResourceConfigCommonSIB.h"
70 71
#include "nfapi_interface.h"
#include "PHY_INTERFACE/IF_Module.h"
72

73 74 75
#include "PHY/TOOLS/time_meas.h"

#include "PHY/defs_common.h" // for PRACH_RESOURCES_t
76
#include "PHY/LTE_TRANSPORT/transport_common.h"
77 78 79

#include "targets/ARCH/COMMON/common_lib.h"

80 81
/** @defgroup _mac  MAC
 * @ingroup _oai2
82 83 84
 * @{
 */

85
#define BCCH_PAYLOAD_SIZE_MAX 128
86
#define CCCH_PAYLOAD_SIZE_MAX 128
87
#define PCCH_PAYLOAD_SIZE_MAX 128
88
#define RAR_PAYLOAD_SIZE_MAX 128
89

90
#define SCH_PAYLOAD_SIZE_MAX 4096
91
#define DCH_PAYLOAD_SIZE_MAX 4096
92 93
/// Logical channel ids from 36-311 (Note BCCH is not specified in 36-311, uses the same as first DRB)

94
#if (RRC_VERSION >= MAKE_VERSION(14, 0, 0))
95

96
// Mask for identifying subframe for MBMS
97
#define MBSFN_TDD_SF3 0x80	// for TDD
98 99 100 101
#define MBSFN_TDD_SF4 0x40
#define MBSFN_TDD_SF7 0x20
#define MBSFN_TDD_SF8 0x10
#define MBSFN_TDD_SF9 0x08
102
#define MBSFN_FDD_SF1 0x80	// for FDD
103 104 105 106 107 108 109 110
#define MBSFN_FDD_SF2 0x40
#define MBSFN_FDD_SF3 0x20
#define MBSFN_FDD_SF6 0x10
#define MBSFN_FDD_SF7 0x08
#define MBSFN_FDD_SF8 0x04

#define MAX_MBSFN_AREA 8
#define MAX_PMCH_perMBSFN 15
111
/*!\brief MAX MCCH payload size  */
112
#define MCCH_PAYLOAD_SIZE_MAX 128
113
//#define MCH_PAYLOAD_SIZE_MAX 16384// this value is using in case mcs and TBS index are high
114 115 116 117
#endif

#define printk printf

118
/*!\brief Maximum number of logical channl group IDs */
119
#define MAX_NUM_LCGID 4
120 121 122 123 124 125 126 127 128
/*!\brief logical channl group ID 0 */
#define LCGID0 0
/*!\brief logical channl group ID 1 */
#define LCGID1 1
/*!\brief logical channl group ID 2 */
#define LCGID2 2
/*!\brief logical channl group ID 3 */
#define LCGID3 3
/*!\brief Maximum number of logical chanels */
129
#define MAX_NUM_LCID 11
130
/*!\brief Maximum number od control elemenets */
131
#define MAX_NUM_CE 5
132
/*!\brief Maximum number of random access process */
133 134 135
#if defined(USRP_REC_PLAY)
#define NB_RA_PROC_MAX 1
#else
136
#define NB_RA_PROC_MAX 4
137
#endif
138
/*!\brief size of buffer status report table */
139
#define BSR_TABLE_SIZE 64
140
/*!\brief The power headroom reporting range is from -23 ...+40 dB and beyond, with step 1 */
141
#define PHR_MAPPING_OFFSET 23	// if ( x>= -23 ) val = floor (x + 23)
142
/*!\brief maximum number of resource block groups */
143
#define N_RBG_MAX 25		// for 20MHz channel BW
144
/*!\brief minimum value for channel quality indicator */
145
#define MIN_CQI_VALUE  0
146
/*!\brief maximum value for channel quality indicator */
147
#define MAX_CQI_VALUE  15
148
/*!\briefmaximum number of supported bandwidth (1.4, 5, 10, 20 MHz) */
149
#define MAX_SUPPORTED_BW  4
150
/*!\brief CQI values range from 1 to 15 (4 bits) */
151
#define CQI_VALUE_RANGE 16
152

Bilel's avatar
Bilel committed
153
/*!\brief value for indicating BSR Timer is not running */
Bilel's avatar
Bilel committed
154
#define MAC_UE_BSR_TIMER_NOT_RUNNING   (0xFFFF)
155

156 157 158
#define LCID_EMPTY 0
#define LCID_NOT_EMPTY 1

Bilel's avatar
Bilel committed
159 160 161 162 163 164
/*!\brief minimum RLC PDU size to be transmitted = min RLC Status PDU or RLC UM PDU SN 5 bits */
#define MIN_RLC_PDU_SIZE    (2)

/*!\brief minimum MAC data needed for transmitting 1 min RLC PDU size + 1 byte MAC subHeader */
#define MIN_MAC_HDR_RLC_SIZE    (1 + MIN_RLC_PDU_SIZE)

165
/*!\brief maximum number of slices / groups */
166
#define MAX_NUM_SLICES 4
167

168

169 170
#define U_PLANE_INACTIVITY_VALUE 6000

Cedric Roux's avatar
Cedric Roux committed
171 172
/*
 * eNB part
173
 */
174

175

Cedric Roux's avatar
Cedric Roux committed
176 177
/*
 * UE/ENB common part
178
 */
179
/*!\brief MAC header of Random Access Response for Random access preamble identifier (RAPID) */
180
typedef struct {
181 182 183 184
    uint8_t RAPID:6;
    uint8_t T:1;
    uint8_t E:1;
} __attribute__ ((__packed__)) RA_HEADER_RAPID;
185

186
/*!\brief  MAC header of Random Access Response for backoff indicator (BI)*/
187
typedef struct {
188 189 190 191 192
    uint8_t BI:4;
    uint8_t R:2;
    uint8_t T:1;
    uint8_t E:1;
} __attribute__ ((__packed__)) RA_HEADER_BI;
193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221
/*
typedef struct {
  uint64_t padding:16;
  uint64_t t_crnti:16;
  uint64_t hopping_flag:1;
  uint64_t rb_alloc:10;
  uint64_t mcs:4;
  uint64_t TPC:3;
  uint64_t UL_delay:1;
  uint64_t cqi_req:1;
  uint64_t Timing_Advance_Command:11;  // first/2nd octet LSB
  uint64_t R:1;                        // octet MSB
  } __attribute__((__packed__))RAR_PDU;

typedef struct {
  uint64_t padding:16;
  uint64_t R:1;                        // octet MSB
  uint64_t Timing_Advance_Command:11;  // first/2nd octet LSB
  uint64_t cqi_req:1;
  uint64_t UL_delay:1;
  uint64_t TPC:3;
  uint64_t mcs:4;
  uint64_t rb_alloc:10;
  uint64_t hopping_flag:1;
  uint64_t t_crnti:16;
  } __attribute__((__packed__))RAR_PDU;

#define sizeof_RAR_PDU 6
*/
222
/*!\brief  MAC subheader short with 7bit Length field */
223
typedef struct {
224 225 226 227 228 229
    uint8_t LCID:5;		// octet 1 LSB
    uint8_t E:1;
    uint8_t R:2;		// octet 1 MSB
    uint8_t L:7;		// octet 2 LSB
    uint8_t F:1;		// octet 2 MSB
} __attribute__ ((__packed__)) SCH_SUBHEADER_SHORT;
230
/*!\brief  MAC subheader long  with 15bit Length field */
231
typedef struct {
232 233 234 235 236 237 238 239
    uint8_t LCID:5;		// octet 1 LSB
    uint8_t E:1;
    uint8_t R:2;		// octet 1 MSB
    uint8_t L_MSB:7;
    uint8_t F:1;		// octet 2 MSB
    uint8_t L_LSB:8;
    uint8_t padding;
} __attribute__ ((__packed__)) SCH_SUBHEADER_LONG;
240
/*!\brief MAC subheader short without length field */
241
typedef struct {
242 243 244 245
    uint8_t LCID:5;
    uint8_t E:1;
    uint8_t R:2;
} __attribute__ ((__packed__)) SCH_SUBHEADER_FIXED;
246

247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315


/*!\brief  MAC subheader long  with 24bit DST field */
typedef struct {
  uint8_t   R0:4;
  uint8_t   V:4;//Version number: Possible values "0001", "0010", "0011" based on TS36.321 section 6.2.3.
  uint8_t  SRC07; //Prose UE source ID. Size 24 bits.
  uint8_t  SRC815; //Prose UE source ID. Size 24 bits.
  uint8_t  SRC1623; //Prose UE source ID. Size 24 bits.
  uint8_t  DST07; //Prose UE destination ID. Size 24 bits.
  uint8_t  DST815; //Prose UE destination ID. Size 24 bits.
  uint8_t  DST1623; //Prose UE destination ID. Size 24 bits.
  uint8_t  LCID:5;
  uint8_t  E:1;
  uint8_t  R1:2;
  uint8_t  L:7;	// Length field indicating the size of the corresponding SDU in bytes.
  uint8_t  F:1;
}__attribute__((__packed__))SLSCH_SUBHEADER_24_Bit_DST_SHORT;

/*!\brief  MAC subheader long  with 24bit DST field */
typedef struct {
  uint8_t   R0:4;
  uint8_t   V:4;//Version number: Possible values "0001", "0010", "0011" based on TS36.321 section 6.2.3.
  uint8_t  SRC07; //Prose UE source ID. Size 24 bits.
  uint8_t  SRC815; //Prose UE source ID. Size 24 bits.
  uint8_t  SRC1623; //Prose UE source ID. Size 24 bits.
  uint8_t  DST07; //Prose UE destination ID. Size 24 bits.
  uint8_t  DST815; //Prose UE destination ID. Size 24 bits.
  uint8_t  DST1623; //Prose UE destination ID. Size 24 bits.
  uint8_t  LCID:5;
  uint8_t  E:1;
  uint8_t  R1:2;
  uint8_t  L_MSB:7;	// Length field indicating the size of the corresponding SDU in bytes.
  uint8_t  F:1;
  uint8_t  L_LSB:8;
}__attribute__((__packed__))SLSCH_SUBHEADER_24_Bit_DST_LONG;

/*!\brief  MAC subheader long  with 24bit DST field */
typedef struct {
  uint8_t   R0:4;
  uint8_t   V:4;//Version number: Possible values "0001", "0010", "0011" based on TS36.321 section 6.2.3.
  uint8_t  SRC07; //Prose UE source ID. Size 24 bits.
  uint8_t  SRC815; //Prose UE source ID. Size 24 bits.
  uint8_t  DST07; //Prose UE destination ID. Size 16 bits.
  uint8_t  DST815; //Prose UE destination ID. Size 16 bits.
  uint8_t  LCID:5;
  uint8_t  E:1;
  uint8_t  R1:2;
  uint8_t  L:7;	// Length field indicating the size of the corresponding SDU in bytes.
  uint8_t  F:1;
}__attribute__((__packed__))SLSCH_SUBHEADER_16_Bit_DST_SHORT;

/*!\brief  MAC subheader long  with 24bit DST field */
typedef struct {
  uint8_t   R0:4;
  uint8_t   V:4;//Version number: Possible values "0001", "0010", "0011" based on TS36.321 section 6.2.3.
  uint8_t  SRC07; //Prose UE source ID. Size 24 bits.
  uint8_t  SRC815; //Prose UE source ID. Size 24 bits.
  uint8_t  SRC1623; //Prose UE source ID. Size 24 bits.
  uint8_t  DST07; //Prose UE destination ID. Size 16 bits.
  uint8_t  DST815; //Prose UE destination ID. Size 16 bits.
  uint8_t  LCID:5;
  uint8_t  E:1;
  uint8_t  R1:2;
  uint8_t  L_MSB:7;	// Length field indicating the size of the corresponding SDU in bytes.
  uint8_t  F:1;
  uint8_t  L_LSB:8;
}__attribute__((__packed__))SLSCH_SUBHEADER_16_Bit_DST_LONG;

316
/*!\brief  mac control element: short buffer status report for a specific logical channel group ID*/
317
typedef struct {
318 319 320
    uint8_t Buffer_size:6;	// octet 1 LSB
    uint8_t LCGID:2;		// octet 1 MSB
} __attribute__ ((__packed__)) BSR_SHORT;
321 322

typedef BSR_SHORT BSR_TRUNCATED;
323
/*!\brief  mac control element: long buffer status report for all logical channel group ID*/
324
typedef struct {
325 326 327 328 329
    uint8_t Buffer_size3:6;
    uint8_t Buffer_size2:6;
    uint8_t Buffer_size1:6;
    uint8_t Buffer_size0:6;
} __attribute__ ((__packed__)) BSR_LONG;
330

331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354
// Panos:
/*!\brief  mac control element: sidelink buffer status report */
typedef struct {
	uint8_t DST_1:4;
	uint8_t LCGID_1: 2;
	uint8_t Buffer_size_1:6;
	uint8_t DST_2:4;
	uint8_t LCGID_2: 2;
	uint8_t Buffer_size_2:6;
}__attribute__((__packed__))SL_BSR;

/*!\brief  mac control element: truncated sidelink buffer status report */
typedef struct {
	uint8_t DST:4;
	uint8_t LCGID: 2;
	uint8_t Buffer_size:6;
	uint8_t R1:1;
	uint8_t R2:1;
	uint8_t R3:1;
	uint8_t R4:1;
}__attribute__((__packed__))SL_BSR_Truncated;



355
#define BSR_LONG_SIZE  (sizeof(BSR_LONG))
356
/*!\brief  mac control element: timing advance  */
357
typedef struct {
358 359 360
    uint8_t TA:6;
    uint8_t R:2;
} __attribute__ ((__packed__)) TIMING_ADVANCE_CMD;
361
/*!\brief  mac control element: power headroom report  */
362
typedef struct {
363 364 365
    uint8_t PH:6;
    uint8_t R:2;
} __attribute__ ((__packed__)) POWER_HEADROOM_CMD;
366

367
/*! \brief MIB payload */
368
typedef struct {
369 370
    uint8_t payload[3];
} __attribute__ ((__packed__)) MIB_PDU;
371
/*! \brief CCCH payload */
372
typedef struct {
373 374
    uint8_t payload[CCCH_PAYLOAD_SIZE_MAX];
} __attribute__ ((__packed__)) CCCH_PDU;
375
/*! \brief BCCH payload */
376
typedef struct {
377 378
    uint8_t payload[BCCH_PAYLOAD_SIZE_MAX];
} __attribute__ ((__packed__)) BCCH_PDU;
379 380
/*! \brief RAR payload */
typedef struct {
381
    uint8_t payload[RAR_PAYLOAD_SIZE_MAX];
382
} __attribute__ ((__packed__)) RAR_PDU;
383 384
/*! \brief BCCH payload */
typedef struct {
385 386
    uint8_t payload[PCCH_PAYLOAD_SIZE_MAX];
} __attribute__ ((__packed__)) PCCH_PDU;
387

388
#if (RRC_VERSION >= MAKE_VERSION(10, 0, 0))
389
/*! \brief MCCH payload */
390
typedef struct {
391 392
    uint8_t payload[MCCH_PAYLOAD_SIZE_MAX];
} __attribute__ ((__packed__)) MCCH_PDU;
393
/*!< \brief MAC control element for activation and deactivation of component carriers */
394
typedef struct {
395 396 397 398 399 400 401 402 403
    uint8_t C7:1;		/*!< \brief Component carrier 7 */
    uint8_t C6:1;		/*!< \brief Component carrier 6 */
    uint8_t C5:1;		/*!< \brief Component carrier 5 */
    uint8_t C4:1;		/*!< \brief Component carrier 4 */
    uint8_t C3:1;		/*!< \brief Component carrier 3 */
    uint8_t C2:1;		/*!< \brief Component carrier 2 */
    uint8_t C1:1;		/*!< \brief Component carrier 1 */
    uint8_t R:1;		/*!< \brief Reserved  */
} __attribute__ ((__packed__)) CC_ELEMENT;
404
/*! \brief MAC control element: MCH Scheduling Information */
405
typedef struct {
406 407 408 409
    uint8_t stop_sf_MSB:3;	// octet 1 LSB
    uint8_t lcid:5;		// octet 2 MSB
    uint8_t stop_sf_LSB:8;
} __attribute__ ((__packed__)) MSI_ELEMENT;
410
#endif
411
/*! \brief Values of CCCH LCID for DLSCH */
412
#define CCCH_LCHANID 0
413
/*!\brief Values of BCCH logical channel (fake)*/
414
#define BCCH 3			// SI
415
/*!\brief Values of PCCH logical channel (fake)*/
416
#define PCCH 4			// Paging
417
/*!\brief Values of PCCH logical channel (fake) */
418
#define MIBCH 5			// MIB
419
/*!\brief Values of BCCH SIB1_BR logical channel (fake) */
420
#define BCCH_SIB1_BR 6		// SIB1_BR
421
/*!\brief Values of BCCH SIB_BR logical channel (fake) */
422
#define BCCH_SI_BR 7		// SI-BR
423
/*!\brief Value of CCCH / SRB0 logical channel */
424
#define CCCH 0			// srb0
425
/*!\brief DCCH / SRB1 logical channel */
426
#define DCCH 1			// srb1
427
/*!\brief DCCH1 / SRB2  logical channel */
428
#define DCCH1 2			// srb2
429
/*!\brief DTCH DRB1  logical channel */
430
#define DTCH 3			// LCID
431
/*!\brief MCCH logical channel */
432
#define MCCH 4
433
/*!\brief MTCH logical channel */
434
#define MTCH 1
435 436
// DLSCH LCHAN ID
/*!\brief LCID of UE contention resolution identity for DLSCH*/
437
#define UE_CONT_RES 28
438
/*!\brief LCID of timing advance for DLSCH */
439
#define TIMING_ADV_CMD 29
440
/*!\brief LCID of discontinous reception mode for DLSCH */
441
#define DRX_CMD 30
442
/*!\brief LCID of padding LCID for DLSCH */
443 444
#define SHORT_PADDING 31

445
#if (RRC_VERSION >= MAKE_VERSION(10, 0, 0))
446
// MCH LCHAN IDs (table6.2.1-4 TS36.321)
447
/*!\brief LCID of MCCH for DL */
448
#define MCCH_LCHANID 0
449 450 451
/*!\brief LCID of MCH scheduling info for DL */
#define MCH_SCHDL_INFO 3
/*!\brief LCID of Carrier component activation/deactivation */
452
#define CC_ACT_DEACT 27
453 454 455
//TTN (for D2D)
#define SL_DISCOVERY 8 //LCID (fake)
#define MAX_NUM_DEST 10
456 457 458
#endif

// ULSCH LCHAN IDs
459
/*!\brief LCID of extended power headroom for ULSCH */
460
#define EXTENDED_POWER_HEADROOM 25
461
/*!\brief LCID of power headroom for ULSCH */
462
#define POWER_HEADROOM 26
463
/*!\brief LCID of CRNTI for ULSCH */
464
#define CRNTI 27
465
/*!\brief LCID of truncated BSR for ULSCH */
466
#define TRUNCATED_BSR 28
467
/*!\brief LCID of short BSR for ULSCH */
468
#define SHORT_BSR 29
469
/*!\brief LCID of long BSR for ULSCH */
470
#define LONG_BSR 30
fnabet's avatar
fnabet committed
471
/*!\bitmaps for BSR Triggers */
472 473 474 475
#define	BSR_TRIGGER_NONE		(0)	/* No BSR Trigger */
#define	BSR_TRIGGER_REGULAR		(1)	/* For Regular and ReTxBSR Expiry Triggers */
#define	BSR_TRIGGER_PERIODIC	(2)	/* For BSR Periodic Timer Expiry Trigger */
#define	BSR_TRIGGER_PADDING		(4)	/* For Padding BSR Trigger */
476 477


478
/*! \brief Downlink SCH PDU Structure */
479
typedef struct {
480 481
    uint8_t payload[8][SCH_PAYLOAD_SIZE_MAX];
    uint16_t Pdu_size[8];
482 483
} __attribute__ ((__packed__)) DLSCH_PDU;

484

485
/*! \brief MCH PDU Structure */
486
typedef struct {
487 488 489 490 491 492 493
    int8_t payload[SCH_PAYLOAD_SIZE_MAX];
    uint16_t Pdu_size;
    uint8_t mcs;
    uint8_t sync_area;
    uint8_t msi_active;
    uint8_t mcch_active;
    uint8_t mtch_active;
494 495
} __attribute__ ((__packed__)) MCH_PDU;

496
/*! \brief Uplink SCH PDU Structure */
497
typedef struct {
498 499
    int8_t payload[SCH_PAYLOAD_SIZE_MAX];	/*!< \brief SACH payload */
    uint16_t Pdu_size;
500 501
} __attribute__ ((__packed__)) ULSCH_PDU;

502 503 504 505 506 507
/*! \brief Uplink SCH PDU Structure */
typedef struct {
  int8_t payload[DCH_PAYLOAD_SIZE_MAX];         /*!< \brief SACH payload */
  uint16_t Pdu_size;
} __attribute__ ((__packed__)) ULDCH_PDU;

508 509 510 511 512 513 514 515 516
/*!\brief RA process state*/
typedef enum {
    IDLE = 0,
    MSG2,
    WAITMSG3,
    MSG4,
    WAITMSG4ACK
} RA_state;

517
/*!\brief  UE ULSCH scheduling states*/
518
typedef enum {
519 520 521 522 523
    S_UL_NONE = 0,
    S_UL_WAITING,
    S_UL_SCHEDULED,
    S_UL_BUFFERED,
    S_UL_NUM_STATUS
524 525
} UE_ULSCH_STATUS;

526
/*!\brief  UE DLSCH scheduling states*/
527
typedef enum {
528 529 530 531 532
    S_DL_NONE = 0,
    S_DL_WAITING,
    S_DL_SCHEDULED,
    S_DL_BUFFERED,
    S_DL_NUM_STATUS
533 534
} UE_DLSCH_STATUS;

535
/*!\brief  scheduling policy for the contention-based access */
536
typedef enum {
537 538 539 540 541
    CBA_ES = 0,			/// equal share of RB among groups w
    CBA_ES_S,			/// equal share of RB among groups with small allocation
    CBA_PF,			/// proportional fair (kind of)
    CBA_PF_S,			/// proportional fair (kind of) with small RB allocation
    CBA_RS			/// random allocation
542 543 544
} CBA_POLICY;


545
/*! \brief temporary struct for ULSCH sched */
546
typedef struct {
547 548 549 550
    rnti_t rnti;
    uint16_t subframe;
    uint16_t serving_num;
    UE_ULSCH_STATUS status;
551
} eNB_ULSCH_INFO;
552
/*! \brief temp struct for DLSCH sched */
553
typedef struct {
554 555 556 557 558
    rnti_t rnti;
    uint16_t weight;
    uint16_t subframe;
    uint16_t serving_num;
    UE_DLSCH_STATUS status;
559
} eNB_DLSCH_INFO;
560
/*! \brief eNB overall statistics */
561
typedef struct {
Cedric Roux's avatar
Cedric Roux committed
562
    /// num BCCH PDU per CC
563
    uint32_t total_num_bcch_pdu;
Cedric Roux's avatar
Cedric Roux committed
564
    /// BCCH buffer size
565
    uint32_t bcch_buffer;
Cedric Roux's avatar
Cedric Roux committed
566
    /// total BCCH buffer size
567 568 569 570
    uint32_t total_bcch_buffer;
    /// BCCH MCS
    uint32_t bcch_mcs;

Cedric Roux's avatar
Cedric Roux committed
571
    /// num CCCH PDU per CC
572
    uint32_t total_num_ccch_pdu;
Cedric Roux's avatar
Cedric Roux committed
573
    /// BCCH buffer size
574
    uint32_t ccch_buffer;
Cedric Roux's avatar
Cedric Roux committed
575
    /// total BCCH buffer size
576 577 578
    uint32_t total_ccch_buffer;
    /// BCCH MCS
    uint32_t ccch_mcs;
579

580 581 582 583 584 585
  /// num PCCH PDU per CC
  uint32_t total_num_pcch_pdu;
  /// PCCH buffer size
  uint32_t pcch_buffer;
  /// total PCCH buffer size
  uint32_t total_pcch_buffer;
586
  /// BCCH MCS
587
  uint32_t pcch_mcs;
588 589

/// num active users
590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631
    uint16_t num_dlactive_UEs;
    ///  available number of PRBs for a give SF
    uint16_t available_prbs;
    /// total number of PRB available for the user plane
    uint32_t total_available_prbs;
    /// aggregation
    /// total avilable nccc : num control channel element
    uint16_t available_ncces;
    // only for a new transmission, should be extended for retransmission
    // current dlsch  bit rate for all transport channels
    uint32_t dlsch_bitrate;
    //
    uint32_t dlsch_bytes_tx;
    //
    uint32_t dlsch_pdus_tx;
    //
    uint32_t total_dlsch_bitrate;
    //
    uint32_t total_dlsch_bytes_tx;
    //
    uint32_t total_dlsch_pdus_tx;

    // here for RX
    //
    uint32_t ulsch_bitrate;
    //
    uint32_t ulsch_bytes_rx;
    //
    uint64_t ulsch_pdus_rx;

    uint32_t total_ulsch_bitrate;
    //
    uint32_t total_ulsch_bytes_rx;
    //
    uint32_t total_ulsch_pdus_rx;


    /// MAC agent-related stats
    /// total number of scheduling decisions
    int sched_decisions;
    /// missed deadlines
    int missed_deadlines;
632

633
} eNB_STATS;
634
/*! \brief eNB statistics for the connected UEs*/
635
typedef struct {
636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674
    /// CRNTI of UE
    rnti_t crnti;		///user id (rnti) of connected UEs
    // rrc status
    uint8_t rrc_status;
    /// harq pid
    uint8_t harq_pid;
    /// harq rounf
    uint8_t harq_round;
    /// total available number of PRBs for a new transmission
    uint16_t rbs_used;
    /// total available number of PRBs for a retransmission
    uint16_t rbs_used_retx;
    /// total nccc used for a new transmission: num control channel element
    uint16_t ncce_used;
    /// total avilable nccc for a retransmission: num control channel element
    uint16_t ncce_used_retx;

    // mcs1 before the rate adaptaion
    uint8_t dlsch_mcs1;
    /// Target mcs2 after rate-adaptation
    uint8_t dlsch_mcs2;
    //  current TBS with mcs2
    uint32_t TBS;
    //  total TBS with mcs2
    //  uint32_t total_TBS;
    //  total rb used for a new transmission
    uint32_t total_rbs_used;
    //  total rb used for retransmission
    uint32_t total_rbs_used_retx;

    /// TX
    /// Num pkt
    uint32_t num_pdu_tx[NB_RB_MAX];
    /// num bytes
    uint32_t num_bytes_tx[NB_RB_MAX];
    /// num retransmission / harq
    uint32_t num_retransmission;
    /// instantaneous tx throughput for each TTI
    //  uint32_t tti_throughput[NB_RB_MAX];
Cedric Roux's avatar
Cedric Roux committed
675
    // Number of received MAC SDU
shahab's avatar
shahab committed
676 677 678 679 680
    uint32_t num_mac_sdu_tx;
    // LCID related to SDU
    unsigned char lcid_sdu[NB_RB_MAX];
    // Length of SDU Got from LC DL
    uint32_t sdu_length_tx[NB_RB_MAX];
Cedric Roux's avatar
Cedric Roux committed
681

682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726

    /// overall
    //
    uint32_t dlsch_bitrate;
    //total
    uint32_t total_dlsch_bitrate;
    /// headers+ CE +  padding bytes for a MAC PDU
    uint64_t overhead_bytes;
    /// headers+ CE +  padding bytes for a MAC PDU
    uint64_t total_overhead_bytes;
    /// headers+ CE +  padding bytes for a MAC PDU
    uint64_t avg_overhead_bytes;
    // MAC multiplexed payload
    uint64_t total_sdu_bytes;
    // total MAC pdu bytes
    uint64_t total_pdu_bytes;

    // total num pdu
    uint32_t total_num_pdus;
    //
    //  uint32_t avg_pdu_size;

    /// RX

    /// PUCCH1a/b power (dBm)
    int32_t Po_PUCCH_dBm;
    /// Indicator that Po_PUCCH has been updated by PHY
    int32_t Po_PUCCH_update;
    /// Uplink measured RSSI
    int32_t UL_rssi;
    /// preassigned mcs after rate adaptation
    uint8_t ulsch_mcs1;
    /// adjusted mcs
    uint8_t ulsch_mcs2;

    /// estimated average pdu inter-departure time
    uint32_t avg_pdu_idt;
    /// estimated average pdu size
    uint32_t avg_pdu_ps;
    ///
    uint32_t aggregated_pdu_size;
    uint32_t aggregated_pdu_arrival;

    ///  uplink transport block size
    uint32_t ulsch_TBS;
Cedric Roux's avatar
Cedric Roux committed
727

shahab's avatar
shahab committed
728
    uint32_t total_ulsch_TBS;
729 730 731 732 733 734 735 736 737

    ///  total rb used for a new uplink transmission
    uint32_t num_retransmission_rx;
    ///  total rb used for a new uplink transmission
    uint32_t rbs_used_rx;
    ///  total rb used for a new uplink retransmission
    uint32_t rbs_used_retx_rx;
    ///  total rb used for a new uplink transmission
    uint32_t total_rbs_used_rx;
Cedric Roux's avatar
Cedric Roux committed
738
    /// normalized rx power
739
    int32_t normalized_rx_power;
Cedric Roux's avatar
Cedric Roux committed
740
    /// target rx power
741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769
    int32_t target_rx_power;

    /// num rx pdu
    uint32_t num_pdu_rx[NB_RB_MAX];
    /// num bytes rx
    uint32_t num_bytes_rx[NB_RB_MAX];
    /// instantaneous rx throughput for each TTI
    //  uint32_t tti_goodput[NB_RB_MAX];
    /// errors
    uint32_t num_errors_rx;

    uint64_t overhead_bytes_rx;
    /// headers+ CE +  padding bytes for a MAC PDU
    uint64_t total_overhead_bytes_rx;
    /// headers+ CE +  padding bytes for a MAC PDU
    uint64_t avg_overhead_bytes_rx;
    //
    uint32_t ulsch_bitrate;
    //total
    uint32_t total_ulsch_bitrate;
    /// overall
    ///  MAC pdu bytes
    uint64_t pdu_bytes_rx;
    /// total MAC pdu bytes
    uint64_t total_pdu_bytes_rx;
    /// total num pdu
    uint32_t total_num_pdus_rx;
    /// num of error pdus
    uint32_t total_num_errors_rx;
shahab's avatar
shahab committed
770 771 772 773
    // Number of error PDUS
    uint32_t num_mac_sdu_rx;
    // Length of SDU Got from LC UL - Size array can be refined
    uint32_t      sdu_length_rx[NB_RB_MAX];
774

775
} eNB_UE_STATS;
776
/*! \brief eNB template for UE context information  */
777
typedef struct {
778 779 780 781 782 783 784 785 786 787 788 789 790
    /// C-RNTI of UE
    rnti_t rnti;
    /// NDI from last scheduling
    uint8_t oldNDI[8];
    /// mcs1 from last scheduling
    uint8_t oldmcs1[8];
    /// mcs2 from last scheduling
    uint8_t oldmcs2[8];
    /// NDI from last UL scheduling
    uint8_t oldNDI_UL[8];
    /// mcs from last UL scheduling
    uint8_t mcs_UL[8];
    /// TBS from last UL scheduling
Cedric Roux's avatar
Cedric Roux committed
791
    int TBS_UL[8];
792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817
    /// Flag to indicate UL has been scheduled at least once
    boolean_t ul_active;
    /// Flag to indicate UE has been configured (ACK from RRCConnectionSetup received)
    boolean_t configured;

    /// MCS from last scheduling
    uint8_t mcs[8];

    /// TPC from last scheduling
    uint8_t oldTPC[8];

    // PHY interface info

    /// Number of Allocated RBs for DL after scheduling (prior to frequency allocation)
    uint16_t nb_rb[8];		// num_max_harq

    /// Number of Allocated RBs for UL after scheduling
    uint16_t nb_rb_ul[8];	// num_max_harq

    /// Number of Allocated RBs for UL after scheduling
    uint16_t first_rb_ul[8];	// num_max_harq

    /// Cyclic shift for DMRS after scheduling
    uint16_t cshift[8];		// num_max_harq

    /// Number of Allocated RBs by the ulsch preprocessor
818
    uint8_t pre_allocated_nb_rb_ul[MAX_NUM_SLICES];
819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866

    /// index of Allocated RBs by the ulsch preprocessor
    int8_t pre_allocated_rb_table_index_ul;

    /// total allocated RBs
    int8_t total_allocated_rbs;

    /// pre-assigned MCS by the ulsch preprocessor
    uint8_t pre_assigned_mcs_ul;

    /// assigned MCS by the ulsch scheduler
    uint8_t assigned_mcs_ul;

    /// DL DAI
    uint8_t DAI;

    /// UL DAI
    uint8_t DAI_ul[10];

    /// UL Scheduling Request Received
    uint8_t ul_SR;

    ///Resource Block indication for each sub-band in MU-MIMO
    uint8_t rballoc_subband[8][50];

    // Logical channel info for link with RLC

    /// LCGID mapping
    long lcgidmap[11];

    /// phr information
    int8_t phr_info;

    /// phr information
    int8_t phr_info_configured;

    ///dl buffer info
    uint32_t dl_buffer_info[MAX_NUM_LCID];
    /// total downlink buffer info
    uint32_t dl_buffer_total;
    /// total downlink pdus
    uint32_t dl_pdus_total;
    /// downlink pdus for each LCID
    uint32_t dl_pdus_in_buffer[MAX_NUM_LCID];
    /// creation time of the downlink buffer head for each LCID
    uint32_t dl_buffer_head_sdu_creation_time[MAX_NUM_LCID];
    /// maximum creation time of the downlink buffer head across all LCID
    uint32_t dl_buffer_head_sdu_creation_time_max;
Cedric Roux's avatar
Cedric Roux committed
867
    /// a flag indicating that the downlink head SDU is segmented
868 869 870 871 872 873 874 875 876 877 878
    uint8_t dl_buffer_head_sdu_is_segmented[MAX_NUM_LCID];
    /// size of remaining size to send for the downlink head SDU
    uint32_t dl_buffer_head_sdu_remaining_size_to_send[MAX_NUM_LCID];

    /// uplink buffer creation time for each LCID
    uint32_t ul_buffer_creation_time[MAX_NUM_LCGID];
    /// maximum uplink buffer creation time across all the LCIDs
    uint32_t ul_buffer_creation_time_max;
    /// uplink buffer size per LCID
    uint32_t ul_buffer_info[MAX_NUM_LCGID];

Cedric Roux's avatar
Cedric Roux committed
879 880 881 882 883
    /// uplink bytes that are currently scheduled
    int scheduled_ul_bytes;
    /// estimation of the UL buffer size
    int estimated_ul_buffer;

884 885
    /// UE tx power
    int32_t ue_tx_power;
886

887 888 889 890 891
    /// stores the frame where the last TPC was transmitted
    uint32_t pusch_tpc_tx_frame;
    uint32_t pusch_tpc_tx_subframe;
    uint32_t pucch_tpc_tx_frame;
    uint32_t pucch_tpc_tx_subframe;
kaltenbe's avatar
kaltenbe committed
892

893
#ifdef LOCALIZATION
894
    eNB_UE_estimated_distances distance;
895
#endif
896

897
#if (RRC_VERSION >= MAKE_VERSION(14, 0, 0))
898 899 900
    uint8_t rach_resource_type;
    uint16_t mpdcch_repetition_cnt;
    frame_t Msg2_frame;
901
#endif
902
    sub_frame_t Msg2_subframe;
903

904
    PhysicalConfigDedicated_t *physicalConfigDedicated;
905

906 907
} UE_TEMPLATE;

908
/*! \brief scheduling control information set through an API (not used)*/
909
typedef struct {
910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928
    ///UL transmission bandwidth in RBs
    uint8_t ul_bandwidth[MAX_NUM_LCID];
    ///DL transmission bandwidth in RBs
    uint8_t dl_bandwidth[MAX_NUM_LCID];

    //To do GBR bearer
    uint8_t min_ul_bandwidth[MAX_NUM_LCID];

    uint8_t min_dl_bandwidth[MAX_NUM_LCID];

    ///aggregated bit rate of non-gbr bearer per UE
    uint64_t ue_AggregatedMaximumBitrateDL;
    ///aggregated bit rate of non-gbr bearer per UE
    uint64_t ue_AggregatedMaximumBitrateUL;
    ///CQI scheduling interval in subframes.
    uint16_t cqiSchedInterval;
    ///Contention resolution timer used during random access
    uint8_t mac_ContentionResolutionTimer;

929 930
    uint16_t max_rbs_allowed_slice[NFAPI_CC_MAX][MAX_NUM_SLICES];
    uint16_t max_rbs_allowed_slice_uplink[NFAPI_CC_MAX][MAX_NUM_SLICES];
931 932 933 934 935 936 937 938

    uint8_t max_mcs[MAX_NUM_LCID];

    uint16_t priority[MAX_NUM_LCID];

    // resource scheduling information

    /// Current DL harq round per harq_pid on each CC
939
    uint8_t round[NFAPI_CC_MAX][10];
940
    /// Current Active TBs per harq_pid on each CC
941
    uint8_t tbcnt[NFAPI_CC_MAX][10];
942
    /// Current UL harq round per harq_pid on each CC
943 944 945 946
    uint8_t round_UL[NFAPI_CC_MAX][8];
    uint8_t dl_pow_off[NFAPI_CC_MAX];
    uint16_t pre_nb_available_rbs[NFAPI_CC_MAX];
    unsigned char rballoc_sub_UE[NFAPI_CC_MAX][N_RBG_MAX];
947 948 949 950 951 952 953
    uint16_t ta_timer;
    int16_t ta_update;
    uint16_t ul_consecutive_errors;
    int32_t context_active_timer;
    int32_t cqi_req_timer;
    int32_t ul_inactivity_timer;
    int32_t ul_failure_timer;
954 955
    uint32_t ue_reestablishment_reject_timer;
    uint32_t ue_reestablishment_reject_timer_thres;
956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986
    int32_t ul_scheduled;
    int32_t ra_pdcch_order_sent;
    int32_t ul_out_of_sync;
    int32_t phr_received;
    uint8_t periodic_ri_received[NFAPI_CC_MAX];
    uint8_t aperiodic_ri_received[NFAPI_CC_MAX];
    uint8_t pucch1_cqi_update[NFAPI_CC_MAX];
    uint8_t pucch1_snr[NFAPI_CC_MAX];
    uint8_t pucch2_cqi_update[NFAPI_CC_MAX];
    uint8_t pucch2_snr[NFAPI_CC_MAX];
    uint8_t pucch3_cqi_update[NFAPI_CC_MAX];
    uint8_t pucch3_snr[NFAPI_CC_MAX];
    uint8_t pusch_snr[NFAPI_CC_MAX];
    uint16_t feedback_cnt[NFAPI_CC_MAX];
    uint16_t timing_advance;
    uint16_t timing_advance_r9;
    uint8_t periodic_wideband_cqi[NFAPI_CC_MAX];
    uint8_t periodic_wideband_spatial_diffcqi[NFAPI_CC_MAX];
    uint8_t periodic_wideband_pmi[NFAPI_CC_MAX];
    uint8_t periodic_subband_cqi[NFAPI_CC_MAX][16];
    uint8_t periodic_subband_spatial_diffcqi[NFAPI_CC_MAX][16];
    uint8_t aperiodic_subband_cqi0[NFAPI_CC_MAX][25];
    uint8_t aperiodic_subband_pmi[NFAPI_CC_MAX][25];
    uint8_t aperiodic_subband_diffcqi0[NFAPI_CC_MAX][25];
    uint8_t aperiodic_subband_cqi1[NFAPI_CC_MAX][25];
    uint8_t aperiodic_subband_diffcqi1[NFAPI_CC_MAX][25];
    uint8_t aperiodic_wideband_cqi0[NFAPI_CC_MAX];
    uint8_t aperiodic_wideband_pmi[NFAPI_CC_MAX];
    uint8_t aperiodic_wideband_cqi1[NFAPI_CC_MAX];
    uint8_t aperiodic_wideband_pmi1[NFAPI_CC_MAX];
    uint8_t dl_cqi[NFAPI_CC_MAX];
987
    int32_t       uplane_inactivity_timer;
988
} UE_sched_ctrl;
989
/*! \brief eNB template for the Random access information */
990
typedef struct {
991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038
    /// Flag to indicate this process is active
    RA_state state;
    /// Subframe where preamble was received
    uint8_t preamble_subframe;
    /// Subframe where Msg2 is to be sent
    uint8_t Msg2_subframe;
    /// Frame where Msg2 is to be sent
    frame_t Msg2_frame;
    /// Subframe where Msg3 is to be sent
    sub_frame_t Msg3_subframe;
    /// Frame where Msg3 is to be sent
    frame_t Msg3_frame;
    /// Subframe where Msg4 is to be sent
    sub_frame_t Msg4_subframe;
    /// Frame where Msg4 is to be sent
    frame_t Msg4_frame;
    /// harq_pid used for Msg4 transmission
    uint8_t harq_pid;
    /// UE RNTI allocated during RAR
    rnti_t rnti;
    /// RA RNTI allocated from received PRACH
    uint16_t RA_rnti;
    /// Received preamble_index
    uint8_t preamble_index;
    /// Received UE Contention Resolution Identifier
    uint8_t cont_res_id[6];
    /// Timing offset indicated by PHY
    int16_t timing_offset;
    /// Timeout for RRC connection
    int16_t RRC_timer;
    /// Msg3 first RB
    uint8_t msg3_first_rb;
    /// Msg3 number of RB
    uint8_t msg3_nb_rb;
    /// Msg3 MCS
    uint8_t msg3_mcs;
    /// Msg3 TPC command
    uint8_t msg3_TPC;
    /// Msg3 ULdelay command
    uint8_t msg3_ULdelay;
    /// Msg3 cqireq command
    uint8_t msg3_cqireq;
    /// Round of Msg3 HARQ
    uint8_t msg3_round;
    /// TBS used for Msg4
    int msg4_TBsize;
    /// MCS used for Msg4
    int msg4_mcs;
1039
#if (RRC_VERSION >= MAKE_VERSION(14, 0, 0))
1040 1041 1042 1043 1044
    uint8_t rach_resource_type;
    uint8_t msg2_mpdcch_repetition_cnt;
    uint8_t msg4_mpdcch_repetition_cnt;
    uint8_t msg2_narrowband;
    uint8_t msg34_narrowband;
1045
#endif
1046
} RA_t;
1047 1048


1049
/*! \brief subband bitmap confguration (for ALU icic algo purpose), in test phase */
1050
typedef struct {
1051
    uint8_t sbmap[13];	//13 = number of SB MAX for 100 PRB
1052 1053 1054 1055
    uint8_t periodicity;
    uint8_t first_subframe;
    uint8_t sb_size;
    uint8_t nb_active_sb;
1056
} SBMAP_CONF;
1057
/*! \brief UE list used by eNB to order UEs/CC for scheduling*/
1058
typedef struct {
1059 1060
    /// Dedicated information for UEs
    struct PhysicalConfigDedicated
1061
	*physicalConfigDedicated[NFAPI_CC_MAX][MAX_MOBILES_PER_ENB];
Cedric Roux's avatar
Cedric Roux committed
1062
    /// DLSCH pdu
1063
    DLSCH_PDU DLSCH_pdu[NFAPI_CC_MAX][2][MAX_MOBILES_PER_ENB];
1064
    /// DCI template and MAC connection parameters for UEs
1065
    UE_TEMPLATE UE_template[NFAPI_CC_MAX][MAX_MOBILES_PER_ENB];
1066
    /// DCI template and MAC connection for RA processes
1067
    int pCC_id[MAX_MOBILES_PER_ENB];
Cedric Roux's avatar
Cedric Roux committed
1068
    /// sorted downlink component carrier for the scheduler
1069
    int ordered_CCids[NFAPI_CC_MAX][MAX_MOBILES_PER_ENB];
Cedric Roux's avatar
Cedric Roux committed
1070
    /// number of downlink active component carrier
1071
    int numactiveCCs[MAX_MOBILES_PER_ENB];
Cedric Roux's avatar
Cedric Roux committed
1072
    /// sorted uplink component carrier for the scheduler
1073
    int ordered_ULCCids[NFAPI_CC_MAX][MAX_MOBILES_PER_ENB];
Cedric Roux's avatar
Cedric Roux committed
1074
    /// number of uplink active component carrier
1075
    int numactiveULCCs[MAX_MOBILES_PER_ENB];
Cedric Roux's avatar
Cedric Roux committed
1076
    /// number of downlink active component carrier
1077
    uint8_t dl_CC_bitmap[MAX_MOBILES_PER_ENB];
1078
    /// eNB to UE statistics
1079
    eNB_UE_STATS eNB_UE_stats[NFAPI_CC_MAX][MAX_MOBILES_PER_ENB];
1080
    /// scheduling control info
1081 1082
    UE_sched_ctrl UE_sched_ctrl[MAX_MOBILES_PER_ENB];
    int next[MAX_MOBILES_PER_ENB];
1083
    int head;
1084
    int next_ul[MAX_MOBILES_PER_ENB];
1085 1086 1087
    int head_ul;
    int avail;
    int num_UEs;
1088
    boolean_t active[MAX_MOBILES_PER_ENB];
1089