Commit 11758458 authored by knopp's avatar knopp
Browse files

git-svn-id: http://svn.eurecom.fr/openair4G/trunk@5480 818b1a75-f10b-46b9-bf7c-635c3b92a50f
parent c3ab6a9f
# compiles the openair_usrp
#OPENAIRTARGETS_DIR ?=../../../..
#OPENAIROBJS += $(OPENAIRTARGETS_DIR)/ARCH/USRP/USERSPACE/LIB/openair0_lib.o
#CFLAGS += -I$(OPENAIRTARGETS_DIR)/ARCH/USRP/USERSPACE/LIB -I$(OPENAIRTARGETS_DIR)/ARCH/USRP/DEFS
#example: example.o $(OPENAIROBJS)
# gcc -o $@ $(CFLAGS) -lm $(OPENAIROBJS) $<
#openair_usrp.o:
# $(CXX) -c openair_usrp.cpp -o openair_usrp.o
#clean:
# rm -f *.o *~
#a rm -f example
USRP_OBJ += $(OPENAIR_TARGETS)/ARCH/USRP/USERSPACE/LIB/openair_usrp.o
USRP_FILE_OBJ += $(OPENAIR_TARGETS)/ARCH/USRP/USERSPACE/LIB/openair_usrp.cpp
USRP_CFLAGS += -I$(OPENAIR_TARGETS)/ARCH/USRP/USERSPACE/LIB/
# compiles the openair_usrp
#OPENAIRTARGETS_DIR ?=../../../..
#OPENAIROBJS += $(OPENAIRTARGETS_DIR)/ARCH/USRP/USERSPACE/LIB/openair0_lib.o
#CFLAGS += -I$(OPENAIRTARGETS_DIR)/ARCH/USRP/USERSPACE/LIB -I$(OPENAIRTARGETS_DIR)/ARCH/USRP/DEFS
#example: example.o $(OPENAIROBJS)
# gcc -o $@ $(CFLAGS) -lm $(OPENAIROBJS) $<
#openair_usrp.o:
# $(CXX) -c openair_usrp.cpp -o openair_usrp.o
#clean:
# rm -f *.o *~
#a rm -f example
USRP_OBJ += $(OPENAIR_TARGETS)/ARCH/USRP/USERSPACE/LIB/openair_usrp.o
PPS_OBJ += $(OPENAIR_TARGETS)/ARCH/USRP/USERSPACE/LIB/polyphaseResample.o
USRP_FILE_OBJ += $(OPENAIR_TARGETS)/ARCH/USRP/USERSPACE/LIB/openair_usrp.cpp
PPS_FILE_OBJ += $(OPENAIR_TARGETS)/ARCH/USRP/USERSPACE/LIB/polyphaseResample.cpp
USRP_CFLAGS += -I$(OPENAIR_TARGETS)/ARCH/USRP/USERSPACE/LIB/
Now we are using USRP N200/210 and working with OAI v4164.
** Get source code of UHD
git clone git://github.com/EttusResearch/uhd.git
** Install prerequisites
sudo apt-get install libboost-all-dev libusb-1.0-0-dev python-cheetah doxygen python-docutils
** Install UHD
cd <uhd-repo-path>/host
mkdir build
cd build
cmake ../
make
make test
sudo make install
sudo ldconfig
** Check the speed of USRP
The results should have almost no overflows and underflows, otherwise the OAI cannot work in realtime.
./benchmark_rate --tx_rate 6.25e6 --rx_rate 6.25e6 --duration 30
** Build lte-softmodem-usrp
cd targets/RTAI/USER
./make_for_usrp.sh
** Run lte-softmodem-usrp
./lte-softmodem-usrp
This diff is collapsed.
This diff is collapsed.
#include <stdarg.h>
#define SAMPLES_PER_FRM 76800
#define SAMPLES_PER_SLOT 3840
#define HW_offset 32
#define N_slot_offset 4
#define T_start 3840*20*100
void format_printf(int flag,const char * fmt, ...)
{
if(flag)
{
va_list args;
va_start(args,fmt);
vprintf(fmt,args);
va_end(args);
}
}
#include <stdarg.h>
#define SAMPLES_PER_FRM 76800
#define SAMPLES_PER_FRM_USRP 62500
#define SAMPLES_PER_SLOT 3840
#define SAMPLES_PER_SLOT_USRP 6250
#define HW_offset 32
#define N_slot_offset 4
#define T_start 3840*20*100
void format_printf(int flag,const char * fmt, ...)
{
if(flag)
{
va_list args;
va_start(args,fmt);
vprintf(fmt,args);
va_end(args);
}
}
#include <string.h>
#include <pthread.h>
#include <unistd.h>
#include <stdio.h>
#include <uhd/utils/thread_priority.hpp>
#include <uhd/usrp/multi_usrp.hpp>
#include <boost/format.hpp>
#include <iostream>
#include <complex>
#include <fstream>
#include <cmath>
#include "def.h"
using namespace std;
using std::ofstream;
using std::ifstream;
// --------------------------------
// contant variables
// --------------------------------
#define PI 3.1415926535898
#define SAM_RATE 6.25e6 // 6.25e6 = 100e6/16
#define DL_FREQ 880e6
#define UL_FREQ 835e6
// --------------------------------
// variables for USRP configuration
// --------------------------------
uhd::usrp::multi_usrp::sptr tx_usrp;
uhd::usrp::multi_usrp::sptr rx_usrp;
//create a send streamer and a receive streamer
uhd::stream_args_t stream_args_short("sc16");//complex short
uhd::stream_args_t stream_args_float("fc32");//complex float
uhd::tx_streamer::sptr tx_stream;
uhd::rx_streamer::sptr rx_stream;
uhd::tx_metadata_t tx_md;
uhd::rx_metadata_t rx_md;
//setup variables and allocate buffer
uhd::async_metadata_t async_md;
double tx_timeout;
double rx_timeout;
double rx_freq;
uhd::stream_cmd_t stream_cmd(uhd::stream_cmd_t::STREAM_MODE_START_CONTINUOUS);
// --------------------------------
// variables for OAI buffers
// --------------------------------
int oai_tx_buff[SAMPLES_PER_FRM];
int oai_rx_buff[SAMPLES_PER_FRM];
int oai_rx_buff_temp[SAMPLES_PER_FRM];
volatile unsigned long long tx_timestamp,rx_timestamp,clock_usrp,tmp_clock;
volatile int w_pos_usrp_rcv = 0; // value range [0:76800-1]
volatile int r_pos_usrp_send = 0; // value range [0:76800-1]
volatile int w_slot_usrp_rcv, r_slot_usrp_send; // slot index for USRP thread. value range [0:19]
volatile int r_slot_idx, t_slot_idx; // slot index for eNB thread. value range [0;19]
volatile int send_slot_missed = 0;
// --------------------------------
// Debug and output control
// --------------------------------
int g_usrp_debug=0;
int num_underflows=0;
int num_overflows=0;
int num_seq_errors=0;
extern "C"
{
void UHD_init(void);
void UHD_init_display(void);
void Init_send(void);
void Init_recv(void);
void send_data(int hw_frm_head_pos);
void recv_data(int hw_frm_head_pos);
void send_end(void);
void set_freq(int freq_offset);
char UE_flag;
void tx_errorcode_handler(void);
void sig_int_handler(void);
}
// --------------------------------
// USRP initial
// --------------------------------
void UHD_init(void)
{
uhd::set_thread_priority_safe();
std::string args = "send_frame_size=3840,recv_frame_size=3840";
uhd::device_addrs_t device_addr = uhd::device::find(args);
if (device_addr.size() == 0 )
{
std::cerr<<"No USRP Device Found"<<std::endl;
exit(1);
}
else
std::cout<<"USRP Device Found"<<std::endl<<device_addr[0].to_pp_string()<<std::endl;
tx_usrp = uhd::usrp::multi_usrp::make(args);
rx_usrp = uhd::usrp::multi_usrp::make(args);
tx_stream = tx_usrp->get_tx_stream(stream_args_short);
rx_stream = rx_usrp->get_rx_stream(stream_args_short);
//Lock mboard clocks
tx_usrp->set_clock_source("internal");
rx_usrp->set_clock_source("internal");
tx_usrp->set_tx_rate(SAM_RATE);
if(UE_flag)
tx_usrp->set_tx_freq(UL_FREQ);
else
tx_usrp->set_tx_freq(DL_FREQ);
tx_usrp->set_tx_gain(0);
tx_usrp->set_tx_bandwidth(25e6);
tx_usrp->set_tx_antenna("TX/RX");
rx_usrp->set_rx_rate(SAM_RATE);
if(UE_flag)
{
rx_usrp->set_rx_freq(DL_FREQ);
rx_freq = DL_FREQ;
}
else
{
rx_usrp->set_rx_freq(UL_FREQ);
rx_freq = UL_FREQ;
}
rx_usrp->set_rx_gain(0);
rx_usrp->set_rx_bandwidth(25e6);
rx_usrp->set_rx_antenna("RX2");
std::cout <<std::endl<< boost::format("Setting device timestamp to 0...") << std::endl;
tx_usrp->set_time_now(uhd::time_spec_t(0.0));
rx_usrp->set_time_now(uhd::time_spec_t(0.0));
}
// --------------------------------
// USRP information display
// --------------------------------
void UHD_init_display(void)
{
std::cout << std::endl<<boost::format("Actual TX sample rate: %fMSps...") % (tx_usrp->get_tx_rate()/1e6) << std::endl;
std::cout << boost::format("Actual RX sample rate: %fMSps...") % (rx_usrp->get_rx_rate()/1e6) << std::endl;
std::cout << boost::format("Actual TX frequency: %fGHz...") % (tx_usrp->get_tx_freq()/1e9) << std::endl;
std::cout << boost::format("Actual RX frequency: %fGHz...") % (rx_usrp->get_rx_freq()/1e9) << std::endl;
std::cout << boost::format("Actual TX gain: %f...") % (tx_usrp->get_tx_gain()) << std::endl;
std::cout << boost::format("Actual RX gain: %f...") % (rx_usrp->get_rx_gain()) << std::endl;
std::cout << boost::format("Actual TX bandwidth: %fM...") % (tx_usrp->get_tx_bandwidth()/1e6) << std::endl;
std::cout << boost::format("Actual RX bandwidth: %fM...") % (rx_usrp->get_rx_bandwidth()/1e6) << std::endl;
std::cout << boost::format("Actual TX antenna: %s...") % (tx_usrp->get_tx_antenna()) << std::endl;
std::cout << boost::format("Actual RX antenna: %s...") % (rx_usrp->get_rx_antenna()) << std::endl;
std::cout << boost::format("Device TX timestamp: %f...") % (tx_usrp->get_time_now().get_real_secs()) << std::endl;
std::cout << boost::format("Device RX timestamp: %f...") % (rx_usrp->get_time_now().get_real_secs()) << std::endl << std::endl;
}
// -----------------------
//send init
// -----------------------
void Init_send(void)
{
//reset send buffer
memset(oai_tx_buff , 0 , sizeof(oai_tx_buff));
// the first slot sent shoud be the 0+N_slot_offset.
r_slot_usrp_send = N_slot_offset;
//send constantly
tx_md.start_of_burst = false;
tx_md.end_of_burst = false;
tx_md.has_time_spec = true; // set the transmission start time
tx_timestamp = T_start + r_slot_usrp_send * SAMPLES_PER_SLOT;
tx_md.time_spec = uhd::time_spec_t::from_ticks(tx_timestamp,SAM_RATE);
tx_timeout = tx_timestamp/SAM_RATE + 0.1;
}
// -----------------------
//receive init
// -----------------------
void Init_recv(void)
{
//reset receive buffer
memset(oai_rx_buff , 0 , sizeof(oai_rx_buff));
// initialize the rx stream
stream_cmd.stream_now = false;//When true, the device will begin streaming ASAP. When false, the device will begin streaming at a time specified by time_spec.
stream_cmd.num_samps = 0;
rx_timestamp = T_start + HW_offset;//Device timestamp and time of send sample
stream_cmd.time_spec = uhd::time_spec_t::from_ticks(rx_timestamp,SAM_RATE);
rx_usrp->issue_stream_cmd(stream_cmd);
//the first call to recv() will block this many seconds before receiving
rx_timeout = rx_timestamp/SAM_RATE + 0.1; //timeout (delay before receive + padding)
// the first clock number = rx_timestamp
clock_usrp = rx_timestamp;
w_pos_usrp_rcv = 0;
w_slot_usrp_rcv = 19;
}
// -----------------------
// send function
// -----------------------
void send_data(int hw_frm_head_pos)
{
int diff;
// Handle the frame wrap-arround
if ((r_slot_usrp_send<4)&&(t_slot_idx>=16)){
diff = t_slot_idx - (r_slot_usrp_send + 20) ;
}
else if((r_slot_usrp_send>=16)&&(t_slot_idx<4)){
diff = (t_slot_idx + 20) - r_slot_usrp_send;
}
else{
diff = t_slot_idx - r_slot_usrp_send;
}
format_printf(g_usrp_debug, "[send] diff: %d\n",diff);
if (diff<0){} // data is not ready for sending
else if (diff>1) // sending is late
{
format_printf(g_usrp_debug, "Sending is late\n");
r_slot_usrp_send = t_slot_idx;
// count the missed sending slots
send_slot_missed += (diff - 1);
}
else // diff = 0,1 Send the data, one or two slots
{
for (int ii=0;ii<diff+1;ii++)
{
format_printf(g_usrp_debug,"[send] r_usrp: %d t_slot: %d w_usrp: %d w_pos_usrp_rcv: %d\n", r_slot_usrp_send,t_slot_idx,w_slot_usrp_rcv, w_pos_usrp_rcv);
format_printf(g_usrp_debug,"[send] clock_usrp: %llu tx_timestamp: %llu\n", clock_usrp, tx_timestamp);
// sending
size_t num_tx_samps;
r_pos_usrp_send = (t_slot_idx * SAMPLES_PER_SLOT + hw_frm_head_pos) % SAMPLES_PER_FRM;
if((r_pos_usrp_send + SAMPLES_PER_SLOT) <= SAMPLES_PER_FRM)
{
num_tx_samps = tx_stream->send((& oai_tx_buff[r_pos_usrp_send]),SAMPLES_PER_SLOT, tx_md, tx_timeout);
}
else
{
int tmp_len = SAMPLES_PER_FRM - r_pos_usrp_send;
num_tx_samps = tx_stream->send((& oai_tx_buff[r_pos_usrp_send]),tmp_len, tx_md, tx_timeout);
num_tx_samps = tx_stream->send((& oai_tx_buff[0]),SAMPLES_PER_SLOT - tmp_len, tx_md, tx_timeout);
}
tx_md.has_time_spec = false;
tx_timeout = 0.1;
r_slot_usrp_send++;
if(r_slot_usrp_send==20) r_slot_usrp_send=0;
}
}
}
// --------------------------------
// handle TX error codes
// --------------------------------
void tx_errorcode_handler(void){
if (not tx_stream->recv_async_msg(async_md)) {}
else{
switch(async_md.event_code){
case uhd::async_metadata_t::EVENT_CODE_BURST_ACK:
return;
case uhd::async_metadata_t::EVENT_CODE_UNDERFLOW:
format_printf(g_usrp_debug,"[send] USRP TX UNDERFLOW!\n");
num_underflows++;
break;
case uhd::async_metadata_t::EVENT_CODE_UNDERFLOW_IN_PACKET:
format_printf(g_usrp_debug,"[send] USRP TX UNDERFLOW IN_PACKET!\n");
break;
case uhd::async_metadata_t::EVENT_CODE_SEQ_ERROR:
case uhd::async_metadata_t::EVENT_CODE_SEQ_ERROR_IN_BURST:
num_seq_errors++;
break;
default:
//std::cerr << "Event code: " << async_md.event_code << std::endl;
//std::cerr << "Unexpected event on async recv, continuing..." << std::endl;
break;
}
}
}
// -----------------------
// send end of burst
// -----------------------
void send_end()
{
//send a mini EOB packet
tx_md.end_of_burst = true;
tx_stream->send("", 0, tx_md);
tx_md.end_of_burst = false;
format_printf(1,"num_underflows: %d num_overflows: %d num_seq_errors: %d\n",num_underflows,num_overflows,num_seq_errors);
}
// -----------------------
// receive function
// -----------------------
void recv_data(int hw_frm_head_pos)
{
size_t num_rx_samps;
//volatile unsigned long long tmp_clock;
num_rx_samps = rx_stream->recv((&oai_rx_buff_temp[0]), SAMPLES_PER_SLOT,rx_md,rx_timeout);
//after the first receiving, reset the timeout value
rx_timeout = 0.1;
tmp_clock = rx_md.time_spec.to_ticks(SAM_RATE);
// Update writing position
w_pos_usrp_rcv = (w_pos_usrp_rcv + (int)(tmp_clock - clock_usrp))%SAMPLES_PER_FRM;
// Copy data into the PHY layer buffer
if((w_pos_usrp_rcv+num_rx_samps) <= SAMPLES_PER_FRM){
memcpy(& oai_rx_buff[w_pos_usrp_rcv],& oai_rx_buff_temp[0],num_rx_samps*sizeof(int));
}
else{
int tmp_len = SAMPLES_PER_FRM - w_pos_usrp_rcv;
memcpy(& oai_rx_buff[w_pos_usrp_rcv],& oai_rx_buff_temp[0],tmp_len*sizeof(int));
memcpy(& oai_rx_buff[0],& oai_rx_buff_temp[tmp_len],(num_rx_samps-tmp_len)*sizeof(int));
}
w_slot_usrp_rcv = (w_pos_usrp_rcv - hw_frm_head_pos + num_rx_samps - SAMPLES_PER_SLOT)%SAMPLES_PER_FRM / SAMPLES_PER_SLOT;
// update clock
clock_usrp = tmp_clock;
// show log
format_printf(g_usrp_debug,"[recv] w_pos: %d num_rx_samps=%d clock_usrp=%llu w_usrp: %d\n",w_pos_usrp_rcv,num_rx_samps,clock_usrp,w_slot_usrp_rcv);
//handle the error code
switch(rx_md.error_code){
case uhd::rx_metadata_t::ERROR_CODE_NONE:
break;
case uhd::rx_metadata_t::ERROR_CODE_OVERFLOW:
format_printf(g_usrp_debug,"[recv] USRP RX OVERFLOW!\n");
num_overflows++;
break;
case uhd::rx_metadata_t::ERROR_CODE_TIMEOUT:
format_printf(g_usrp_debug, "[recv] USRP RX TIMEOUT!\n");
break;
default:
format_printf(g_usrp_debug, "[recv] Unexpected error on RX, Error code: 0x%x\n",rx_md.error_code);
break;
}
}
// -----------------------
// set RX frequency in UE
// -----------------------
void set_freq(int freq_offset)
{
rx_usrp->set_rx_freq(rx_freq + freq_offset);
}
#include <string.h>
#include <pthread.h>
#include <unistd.h>
#include <stdio.h>
#include <uhd/utils/thread_priority.hpp>
#include <uhd/usrp/multi_usrp.hpp>
#include <boost/format.hpp>
#include <iostream>
#include <complex>
#include <fstream>
#include <cmath>
#include "def.h"
// --------------------------------
// headers for polyphaseResample
// --------------------------------
#include "polyphaseResample.h"
#include "coeff_3072_to_25.h"
#include "coeff_25_to_3072.h"
using namespace std;
using std::ofstream;
using std::ifstream;
// --------------------------------
// contant variables
// --------------------------------
#define PI 3.1415926535898
#define SAM_RATE 6.25e6 // 6.25e6 = 100e6/16
#define DL_FREQ 880e6
#define UL_FREQ 835e6
// --------------------------------
// variables for polyphaseResample
// --------------------------------
const int OUTRATE = 625;
const int INRATE = 768;
int *g_branch_table;
int *g_offset_table;
short Rx_history[625*2];
short Tx_history[768*2];
// --------------------------------
// variables for USRP configuration
// --------------------------------
uhd::usrp::multi_usrp::sptr tx_usrp;
uhd::usrp::multi_usrp::sptr rx_usrp;
//create a send streamer and a receive streamer
uhd::stream_args_t stream_args_short("sc16");//complex short
uhd::stream_args_t stream_args_float("fc32");//complex float
uhd::tx_streamer::sptr tx_stream;
uhd::rx_streamer::sptr rx_stream;
uhd::tx_metadata_t tx_md;
uhd::rx_metadata_t rx_md;
//setup variables and allocate buffer
uhd::async_metadata_t async_md;
double tx_timeout;
double rx_timeout;
double rx_freq;
uhd::stream_cmd_t stream_cmd(uhd::stream_cmd_t::STREAM_MODE_START_CONTINUOUS);
// --------------------------------
// variables for OAI buffers
// --------------------------------
int oai_tx_buff[SAMPLES_PER_FRM];
int oai_rx_buff[SAMPLES_PER_FRM];
int oai_rx_buff_temp[SAMPLES_PER_FRM_USRP];
int oai_tx_buff_temp[SAMPLES_PER_FRM_USRP];
volatile unsigned long long tx_timestamp,rx_timestamp,clock_usrp,tmp_clock;
volatile int w_pos_usrp_rcv = 0; // value range [0:76800-1]
volatile int r_pos_usrp_send = 0; // value range [0:76800-1]
volatile int w_slot_usrp_rcv, r_slot_usrp_send; // slot index for USRP thread. value range [0:19]
volatile int r_slot_idx, t_slot_idx; // slot index for eNB thread. value range [0;19]
volatile int send_slot_missed = 0;
// --------------------------------
// Debug and output control
// --------------------------------
int g_usrp_debug=0;
int num_underflows=0;
int num_overflows=0;
int num_seq_errors=0;
extern "C"
{
void UHD_init(void);
void UHD_init_display(void);
void Init_send(void);
void Init_recv(void);
void send_data(int hw_slot_offset);
void recv_data(int hw_slot_offset);
void send_end(void);
void set_freq(int freq_offset);
char UE_flag;
void tx_errorcode_handler(void);
void sig_int_handler(void);
}
void Rx_resample(void);
void Tx_resample(void);
// --------------------------------
// USRP initial
// --------------------------------
void UHD_init(void)
{
uhd::set_thread_priority_safe();