| ... | @@ -19,9 +19,9 @@ Turbo Decoder on the UE side is offloaded to FPGA Board. |
... | @@ -19,9 +19,9 @@ Turbo Decoder on the UE side is offloaded to FPGA Board. |
|
|

|
|

|
|
|
|
|
|
|
|
#### Performance Comparison
|
|
#### Performance Comparison
|
|
|
Turbo Decoding Time
|
|
Turbo Decoding Time based on master branch 18.06.2016
|
|
|
befor offload : 400us
|
|
befor offload : 400microsecond (phy total : 750microsecond)
|
|
|
after offload : 180us
|
|
after offload : 180microsecond (phy total : 510microsecond)
|
|
|
|
|
|
|
|
#### Modification image for the Turbo offload
|
|
#### Modification image for the Turbo offload
|
|
|
Initialization
|
|
Initialization
|
| ... | | ... | |