defs.h 44.2 KB
Newer Older
1 2 3 4 5
/*
 * Licensed to the OpenAirInterface (OAI) Software Alliance under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.
 * The OpenAirInterface Software Alliance licenses this file to You under
6
 * the OAI Public License, Version 1.1  (the "License"); you may not use this file
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
 * except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.openairinterface.org/?page_id=698
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *-------------------------------------------------------------------------------
 * For more information about the OpenAirInterface (OAI) Software Alliance:
 *      contact@openairinterface.org
 */

22
/*! \file LAYER2/MAC/defs.h
23
* \brief MAC data structures, constant, and function prototype
24
* \author Navid Nikaein and Raymond Knopp
25 26
* \date 2011
* \version 0.5
27
* \email navid.nikaein@eurecom.fr
28 29

*/
30 31 32 33
/** @defgroup _oai2  openair2 Reference Implementation
 * @ingroup _ref_implementation_
 * @{
 */
34

35
/*@}*/
36

37 38 39 40 41 42 43 44 45 46 47 48 49
#ifndef __LAYER2_MAC_DEFS_H__
#define __LAYER2_MAC_DEFS_H__



#ifdef USER_MODE
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#endif

//#include "COMMON/openair_defs.h"

50 51 52 53


#include "PHY/defs.h"
#include "PHY/LTE_TRANSPORT/defs.h"
54
#include "COMMON/platform_constants.h"
55
#include "BCCH-BCH-Message.h"
56 57 58
#include "RadioResourceConfigCommon.h"
#include "RadioResourceConfigDedicated.h"
#include "MeasGapConfig.h"
59
#include "SchedulingInfoList.h"
60 61 62
#include "TDD-Config.h"
#include "RACH-ConfigCommon.h"
#include "MeasObjectToAddModList.h"
63
#include "MobilityControlInfo.h"
Cedric Roux's avatar
Cedric Roux committed
64
#if defined(Rel10) || defined(Rel14)
65 66 67
#include "MBSFN-AreaInfoList-r9.h"
#include "MBSFN-SubframeConfigList.h"
#include "PMCH-InfoList-r9.h"
knopp's avatar
knopp committed
68
#include "SCellToAddMod-r10.h"
69
#endif
70 71 72
#ifdef Rel14
#include "SystemInformationBlockType1-v1310-IEs.h"
#endif
73

74 75
#include "nfapi_interface.h"
#include "PHY_INTERFACE/IF_Module.h"
76

77 78
/** @defgroup _mac  MAC
 * @ingroup _oai2
79 80 81
 * @{
 */

82
#define BCCH_PAYLOAD_SIZE_MAX 128
83
#define CCCH_PAYLOAD_SIZE_MAX 128
84
#define PCCH_PAYLOAD_SIZE_MAX 128
85
#define RAR_PAYLOAD_SIZE_MAX 128
86

87 88 89
#define SCH_PAYLOAD_SIZE_MAX 4096
/// Logical channel ids from 36-311 (Note BCCH is not specified in 36-311, uses the same as first DRB)

Cedric Roux's avatar
Cedric Roux committed
90
#if defined(Rel10) || defined(Rel14)
91

92
// Mask for identifying subframe for MBMS
93 94 95 96 97 98 99 100 101 102 103 104 105 106
#define MBSFN_TDD_SF3 0x80// for TDD
#define MBSFN_TDD_SF4 0x40
#define MBSFN_TDD_SF7 0x20
#define MBSFN_TDD_SF8 0x10
#define MBSFN_TDD_SF9 0x08
#define MBSFN_FDD_SF1 0x80// for FDD
#define MBSFN_FDD_SF2 0x40
#define MBSFN_FDD_SF3 0x20
#define MBSFN_FDD_SF6 0x10
#define MBSFN_FDD_SF7 0x08
#define MBSFN_FDD_SF8 0x04

#define MAX_MBSFN_AREA 8
#define MAX_PMCH_perMBSFN 15
107
/*!\brief MAX MCCH payload size  */
108
#define MCCH_PAYLOAD_SIZE_MAX 128
109
//#define MCH_PAYLOAD_SIZE_MAX 16384// this value is using in case mcs and TBS index are high
110 111 112 113 114 115
#endif

#ifdef USER_MODE
#define printk printf
#endif //USER_MODE

116
/*!\brief Maximum number of logical channl group IDs */
117
#define MAX_NUM_LCGID 4
118 119 120 121 122 123 124 125 126
/*!\brief logical channl group ID 0 */
#define LCGID0 0
/*!\brief logical channl group ID 1 */
#define LCGID1 1
/*!\brief logical channl group ID 2 */
#define LCGID2 2
/*!\brief logical channl group ID 3 */
#define LCGID3 3
/*!\brief Maximum number of logical chanels */
127
#define MAX_NUM_LCID 11
128
/*!\brief Maximum number od control elemenets */
129
#define MAX_NUM_CE 5
130
/*!\brief Maximum number of random access process */
131
#define NB_RA_PROC_MAX 4
132
/*!\brief size of buffer status report table */
133
#define BSR_TABLE_SIZE 64
134
/*!\brief The power headroom reporting range is from -23 ...+40 dB and beyond, with step 1 */
135
#define PHR_MAPPING_OFFSET 23  // if ( x>= -23 ) val = floor (x + 23) 
136
/*!\brief maximum number of resource block groups */
137
#define N_RBG_MAX 25 // for 20MHz channel BW
138
/*!\brief minimum value for channel quality indicator */
139
#define MIN_CQI_VALUE  0
140
/*!\brief maximum value for channel quality indicator */
141
#define MAX_CQI_VALUE  15
142 143 144 145
/*!\briefmaximum number of supported bandwidth (1.4, 5, 10, 20 MHz) */
#define MAX_SUPPORTED_BW  4  
/*!\brief CQI values range from 1 to 15 (4 bits) */
#define CQI_VALUE_RANGE 16 
146

Bilel's avatar
Bilel committed
147
/*!\brief value for indicating BSR Timer is not running */
Bilel's avatar
Bilel committed
148
#define MAC_UE_BSR_TIMER_NOT_RUNNING   (0xFFFF)
149

150 151 152
#define LCID_EMPTY 0
#define LCID_NOT_EMPTY 1

Bilel's avatar
Bilel committed
153 154 155 156 157 158
/*!\brief minimum RLC PDU size to be transmitted = min RLC Status PDU or RLC UM PDU SN 5 bits */
#define MIN_RLC_PDU_SIZE    (2)

/*!\brief minimum MAC data needed for transmitting 1 min RLC PDU size + 1 byte MAC subHeader */
#define MIN_MAC_HDR_RLC_SIZE    (1 + MIN_RLC_PDU_SIZE)

159 160 161
/*!\brief maximum number of slices / groups */
#define MAX_NUM_SLICES 4 

162 163 164
/* 
 * eNB part 
 */ 
165

166 167 168 169 170

/* 
 * UE/ENB common part 
 */ 
/*!\brief MAC header of Random Access Response for Random access preamble identifier (RAPID) */
171
typedef struct {
172 173 174
  uint8_t RAPID:6;
  uint8_t T:1;
  uint8_t E:1;
175 176
} __attribute__((__packed__))RA_HEADER_RAPID;

177
/*!\brief  MAC header of Random Access Response for backoff indicator (BI)*/
178
typedef struct {
179 180 181 182
  uint8_t BI:4;
  uint8_t R:2;
  uint8_t T:1;
  uint8_t E:1;
183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212
} __attribute__((__packed__))RA_HEADER_BI;
/*
typedef struct {
  uint64_t padding:16;
  uint64_t t_crnti:16;
  uint64_t hopping_flag:1;
  uint64_t rb_alloc:10;
  uint64_t mcs:4;
  uint64_t TPC:3;
  uint64_t UL_delay:1;
  uint64_t cqi_req:1;
  uint64_t Timing_Advance_Command:11;  // first/2nd octet LSB
  uint64_t R:1;                        // octet MSB
  } __attribute__((__packed__))RAR_PDU;

typedef struct {
  uint64_t padding:16;
  uint64_t R:1;                        // octet MSB
  uint64_t Timing_Advance_Command:11;  // first/2nd octet LSB
  uint64_t cqi_req:1;
  uint64_t UL_delay:1;
  uint64_t TPC:3;
  uint64_t mcs:4;
  uint64_t rb_alloc:10;
  uint64_t hopping_flag:1;
  uint64_t t_crnti:16;
  } __attribute__((__packed__))RAR_PDU;

#define sizeof_RAR_PDU 6
*/
213
/*!\brief  MAC subheader short with 7bit Length field */
214
typedef struct {
215 216 217 218 219
  uint8_t LCID:5;  // octet 1 LSB
  uint8_t E:1;
  uint8_t R:2;     // octet 1 MSB
  uint8_t L:7;     // octet 2 LSB
  uint8_t F:1;     // octet 2 MSB
220
} __attribute__((__packed__))SCH_SUBHEADER_SHORT;
221
/*!\brief  MAC subheader long  with 15bit Length field */
222
typedef struct {
223 224 225 226 227 228 229
  uint8_t LCID:5;   // octet 1 LSB
  uint8_t E:1;
  uint8_t R:2;      // octet 1 MSB
  uint8_t L_MSB:7;
  uint8_t F:1;      // octet 2 MSB
  uint8_t L_LSB:8;
  uint8_t padding;
230
} __attribute__((__packed__))SCH_SUBHEADER_LONG;
231
/*!\brief MAC subheader short without length field */
232
typedef struct {
233 234 235
  uint8_t LCID:5;
  uint8_t E:1;
  uint8_t R:2;
236 237
} __attribute__((__packed__))SCH_SUBHEADER_FIXED;

238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264

// Panos:
/*!\brief  MAC subheader long  with 24bit DST field */
typedef struct {
	uint8_t   V:4; //Version number: Possible values "0001", "0010", "0011" based on TS36.321 section 6.2.3.
	uint32_t  SRC:24; //Prose UE source ID. Size 24 bits.
	uint32_t  DST:24; //Prose UE destination ID. Size 16 or 24 bits.
	uint8_t   LCID:5;
	uint8_t   L:7;	// Length field indicating the size of the corresponding SDU in byes. Not sure about the size of this field (7).
	uint8_t	  F:1;
	uint8_t	  E:1;
	uint8_t	  R:1;
}__attribute__((__packed__))SLSCH_SUBHEADER_24_Bit_DST;

/*!\brief  MAC subheader long  with 16bit DST field */
typedef struct {
	uint8_t   V:4; //Version number: Possible values "0001", "0010", "0011" based on TS36.321 section 6.2.3.
	uint32_t  SRC:24; //Prose UE source ID. Size 24 bits.
	uint32_t  DST:16; //Prose UE destination ID. Size 16 or 24 bits.
	uint8_t   LCID:5;
	uint8_t   L:7;	// Length field indicating the size of the corresponding SDU in byes. Not sure about the size of this field (7).
	uint8_t	  F:1;
	uint8_t	  E:1;
	uint8_t	  R:1;
}__attribute__((__packed__))SLSCH_SUBHEADER_16_Bit_DST;


265
/*!\brief  mac control element: short buffer status report for a specific logical channel group ID*/
266
typedef struct {
267 268
  uint8_t Buffer_size:6;  // octet 1 LSB
  uint8_t LCGID:2;        // octet 1 MSB
269 270 271
} __attribute__((__packed__))BSR_SHORT;

typedef BSR_SHORT BSR_TRUNCATED;
272
/*!\brief  mac control element: long buffer status report for all logical channel group ID*/
273
typedef struct {
fnabet's avatar
fnabet committed
274 275 276 277
  uint8_t Buffer_size3:6;
  uint8_t Buffer_size2:6;
  uint8_t Buffer_size1:6;
  uint8_t Buffer_size0:6;
278 279
} __attribute__((__packed__))BSR_LONG;

280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303
// Panos:
/*!\brief  mac control element: sidelink buffer status report */
typedef struct {
	uint8_t DST_1:4;
	uint8_t LCGID_1: 2;
	uint8_t Buffer_size_1:6;
	uint8_t DST_2:4;
	uint8_t LCGID_2: 2;
	uint8_t Buffer_size_2:6;
}__attribute__((__packed__))SL_BSR;

/*!\brief  mac control element: truncated sidelink buffer status report */
typedef struct {
	uint8_t DST:4;
	uint8_t LCGID: 2;
	uint8_t Buffer_size:6;
	uint8_t R1:1;
	uint8_t R2:1;
	uint8_t R3:1;
	uint8_t R4:1;
}__attribute__((__packed__))SL_BSR_Truncated;



304
#define BSR_LONG_SIZE  (sizeof(BSR_LONG))
305
/*!\brief  mac control element: timing advance  */
306
typedef struct {
307 308
  uint8_t TA:6;
  uint8_t R:2;
309
} __attribute__((__packed__))TIMING_ADVANCE_CMD;
310
/*!\brief  mac control element: power headroom report  */
311
typedef struct {
312 313
  uint8_t PH:6;
  uint8_t R:2;
314 315
} __attribute__((__packed__))POWER_HEADROOM_CMD;

316
/*! \brief MIB payload */
317
typedef struct {
318 319
  uint8_t payload[3] ;
} __attribute__((__packed__))MIB_PDU;
320
/*! \brief CCCH payload */
321
typedef struct {
322
  uint8_t payload[CCCH_PAYLOAD_SIZE_MAX] ;
323
} __attribute__((__packed__))CCCH_PDU;
324
/*! \brief BCCH payload */
325
typedef struct {
326
  uint8_t payload[BCCH_PAYLOAD_SIZE_MAX] ;
327
} __attribute__((__packed__))BCCH_PDU;
328 329 330 331
/*! \brief RAR payload */
typedef struct {
  uint8_t payload[RAR_PAYLOAD_SIZE_MAX];
} __attribute__ ((__packed__)) RAR_PDU;
332 333 334 335
/*! \brief BCCH payload */
typedef struct {
  uint8_t payload[PCCH_PAYLOAD_SIZE_MAX] ;
} __attribute__((__packed__))PCCH_PDU;
336

Cedric Roux's avatar
Cedric Roux committed
337
#if defined(Rel10) || defined(Rel14)
338
/*! \brief MCCH payload */
339
typedef struct {
340
  uint8_t payload[MCCH_PAYLOAD_SIZE_MAX] ;
341
} __attribute__((__packed__))MCCH_PDU;
342
/*!< \brief MAC control element for activation and deactivation of component carriers */
343 344 345 346 347 348 349 350 351 352
typedef struct {
  uint8_t C7:1;/*!< \brief Component carrier 7 */
  uint8_t C6:1;/*!< \brief Component carrier 6 */
  uint8_t C5:1;/*!< \brief Component carrier 5 */
  uint8_t C4:1;/*!< \brief Component carrier 4 */
  uint8_t C3:1;/*!< \brief Component carrier 3 */
  uint8_t C2:1;/*!< \brief Component carrier 2 */
  uint8_t C1:1;/*!< \brief Component carrier 1 */
  uint8_t R:1;/*!< \brief Reserved  */
} __attribute__((__packed__))CC_ELEMENT;
353
/*! \brief MAC control element: MCH Scheduling Information */
354
typedef struct {
355 356 357
  uint8_t stop_sf_MSB:3; // octet 1 LSB
  uint8_t lcid:5;        // octet 2 MSB
  uint8_t stop_sf_LSB:8;
358
} __attribute__((__packed__))MSI_ELEMENT;
359 360
#endif
/*! \brief Values of CCCH LCID for DLSCH */ 
361
#define CCCH_LCHANID 0
362
/*!\brief Values of BCCH logical channel (fake)*/
363
#define BCCH 3  // SI 
364
/*!\brief Values of PCCH logical channel (fake)*/
365
#define PCCH 4  // Paging 
366 367
/*!\brief Values of PCCH logical channel (fake) */
#define MIBCH 5  // MIB 
368 369 370 371
/*!\brief Values of BCCH SIB1_BR logical channel (fake) */
#define BCCH_SIB1_BR 6  // SIB1_BR 
/*!\brief Values of BCCH SIB_BR logical channel (fake) */
#define BCCH_SI_BR 7  // SI-BR 
372 373 374 375 376 377 378 379 380 381 382 383 384 385
/*!\brief Value of CCCH / SRB0 logical channel */
#define CCCH 0  // srb0
/*!\brief DCCH / SRB1 logical channel */
#define DCCH 1  // srb1
/*!\brief DCCH1 / SRB2  logical channel */
#define DCCH1 2 // srb2
/*!\brief DTCH DRB1  logical channel */
#define DTCH 3 // LCID
/*!\brief MCCH logical channel */
#define MCCH 4 
/*!\brief MTCH logical channel */
#define MTCH 1 
// DLSCH LCHAN ID
/*!\brief LCID of UE contention resolution identity for DLSCH*/
386
#define UE_CONT_RES 28
387
/*!\brief LCID of timing advance for DLSCH */
388
#define TIMING_ADV_CMD 29
389
/*!\brief LCID of discontinous reception mode for DLSCH */
390
#define DRX_CMD 30
391
/*!\brief LCID of padding LCID for DLSCH */
392 393
#define SHORT_PADDING 31

Cedric Roux's avatar
Cedric Roux committed
394
#if defined(Rel10) || defined(Rel14)
395
// MCH LCHAN IDs (table6.2.1-4 TS36.321)
396
/*!\brief LCID of MCCH for DL */
397
#define MCCH_LCHANID 0
398 399 400
/*!\brief LCID of MCH scheduling info for DL */
#define MCH_SCHDL_INFO 3
/*!\brief LCID of Carrier component activation/deactivation */
401
#define CC_ACT_DEACT 27
402 403 404
#endif

// ULSCH LCHAN IDs
405
/*!\brief LCID of extended power headroom for ULSCH */
406
#define EXTENDED_POWER_HEADROOM 25
407
/*!\brief LCID of power headroom for ULSCH */
408
#define POWER_HEADROOM 26
409
/*!\brief LCID of CRNTI for ULSCH */
410
#define CRNTI 27
411
/*!\brief LCID of truncated BSR for ULSCH */
412
#define TRUNCATED_BSR 28
413
/*!\brief LCID of short BSR for ULSCH */
414
#define SHORT_BSR 29
415
/*!\brief LCID of long BSR for ULSCH */
416
#define LONG_BSR 30
417 418 419 420 421
/*!\bitmaps for BSR Triggers */
#define	BSR_TRIGGER_NONE		(0)			/* No BSR Trigger */
#define	BSR_TRIGGER_REGULAR		(1)			/* For Regular and ReTxBSR Expiry Triggers */
#define	BSR_TRIGGER_PERIODIC	(2)			/* For BSR Periodic Timer Expiry Trigger */
#define	BSR_TRIGGER_PADDING		(4)			/* For Padding BSR Trigger */
422 423


424
/*! \brief Downlink SCH PDU Structure */
425
typedef struct {
426
  uint8_t payload[8][SCH_PAYLOAD_SIZE_MAX];
427
  uint16_t Pdu_size[8];
428 429
} __attribute__ ((__packed__)) DLSCH_PDU;

430

431
/*! \brief MCH PDU Structure */
432
typedef struct {
433 434
  int8_t payload[SCH_PAYLOAD_SIZE_MAX];
  uint16_t Pdu_size;
435
  uint8_t mcs;
436 437 438
  uint8_t sync_area;
  uint8_t msi_active;
  uint8_t mcch_active;
439
  uint8_t mtch_active;
440 441
} __attribute__ ((__packed__)) MCH_PDU;

442
/*! \brief Uplink SCH PDU Structure */
443
typedef struct {
444 445
  int8_t payload[SCH_PAYLOAD_SIZE_MAX];         /*!< \brief SACH payload */
  uint16_t Pdu_size;
446 447 448 449
} __attribute__ ((__packed__)) ULSCH_PDU;

#include "PHY/impl_defs_top.h"

450
/*!\brief  UE ULSCH scheduling states*/
451 452 453
typedef enum {
  S_UL_NONE =0,
  S_UL_WAITING,
454 455
  S_UL_SCHEDULED,
  S_UL_BUFFERED,
456 457 458
  S_UL_NUM_STATUS
} UE_ULSCH_STATUS;

459
/*!\brief  UE DLSCH scheduling states*/
460 461 462
typedef enum {
  S_DL_NONE =0,
  S_DL_WAITING,
463 464
  S_DL_SCHEDULED,
  S_DL_BUFFERED,
465 466 467
  S_DL_NUM_STATUS
} UE_DLSCH_STATUS;

468
/*!\brief  scheduling policy for the contention-based access */
469
typedef enum {
470 471 472 473 474
  CBA_ES=0, /// equal share of RB among groups w
  CBA_ES_S,  /// equal share of RB among groups with small allocation
  CBA_PF, /// proportional fair (kind of)
  CBA_PF_S,  /// proportional fair (kind of) with small RB allocation
  CBA_RS /// random allocation
475 476 477
} CBA_POLICY;


478
/*! \brief temporary struct for ULSCH sched */
479
typedef struct {
480
  rnti_t rnti;
481 482
  uint16_t subframe;
  uint16_t serving_num;
483 484
  UE_ULSCH_STATUS status;
} eNB_ULSCH_INFO;
485
/*! \brief temp struct for DLSCH sched */
486
typedef struct {
487
  rnti_t rnti;
488 489 490
  uint16_t weight;
  uint16_t subframe;
  uint16_t serving_num;
491 492
  UE_DLSCH_STATUS status;
} eNB_DLSCH_INFO;
493
/*! \brief eNB overall statistics */
494
typedef struct {
495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513
  /// num BCCH PDU per CC 
  uint32_t total_num_bcch_pdu;
  /// BCCH buffer size  
  uint32_t bcch_buffer;
  /// total BCCH buffer size  
  uint32_t total_bcch_buffer;
  /// BCCH MCS
  uint32_t bcch_mcs;

  /// num CCCH PDU per CC 
  uint32_t total_num_ccch_pdu;
  /// BCCH buffer size  
  uint32_t ccch_buffer;
  /// total BCCH buffer size  
  uint32_t total_ccch_buffer;
  /// BCCH MCS
  uint32_t ccch_mcs;

/// num active users
514 515 516 517 518
  uint16_t num_dlactive_UEs;
  ///  available number of PRBs for a give SF
  uint16_t available_prbs;
  /// total number of PRB available for the user plane
  uint32_t total_available_prbs;
519 520
  /// aggregation
  /// total avilable nccc : num control channel element
521
  uint16_t available_ncces;
522 523
  // only for a new transmission, should be extended for retransmission
  // current dlsch  bit rate for all transport channels
524 525 526 527 528
  uint32_t dlsch_bitrate;
  //
  uint32_t dlsch_bytes_tx;
  //
  uint32_t dlsch_pdus_tx;
529
  //
530 531 532 533 534
  uint32_t total_dlsch_bitrate;
  //
  uint32_t total_dlsch_bytes_tx;
  //
  uint32_t total_dlsch_pdus_tx;
535 536
  
  // here for RX
537 538 539 540 541
  //
  uint32_t ulsch_bitrate;
  //
  uint32_t ulsch_bytes_rx;
  //
542 543 544 545 546 547 548 549
  uint64_t ulsch_pdus_rx; 

  uint32_t total_ulsch_bitrate;
  //
  uint32_t total_ulsch_bytes_rx;
  //
  uint32_t total_ulsch_pdus_rx;
  
550 551 552 553 554 555 556
  
  /// MAC agent-related stats
  /// total number of scheduling decisions
  int sched_decisions;
  /// missed deadlines
  int missed_deadlines;

557
} eNB_STATS;
558
/*! \brief eNB statistics for the connected UEs*/
559
typedef struct {
560 561

  /// CRNTI of UE
562
  rnti_t crnti; ///user id (rnti) of connected UEs
563
  // rrc status
564 565 566
  uint8_t rrc_status;
  /// harq pid
  uint8_t harq_pid;
567
  /// harq rounf
568 569 570 571 572
  uint8_t harq_round;
  /// total available number of PRBs for a new transmission
  uint16_t rbs_used;
  /// total available number of PRBs for a retransmission
  uint16_t rbs_used_retx;
573
  /// total nccc used for a new transmission: num control channel element
574
  uint16_t ncce_used;
575
  /// total avilable nccc for a retransmission: num control channel element
576
  uint16_t ncce_used_retx;
577 578

  // mcs1 before the rate adaptaion
579
  uint8_t dlsch_mcs1;
580
  /// Target mcs2 after rate-adaptation
581
  uint8_t dlsch_mcs2;
582
  //  current TBS with mcs2
583
  uint32_t TBS;
584
  //  total TBS with mcs2
585
  //  uint32_t total_TBS;
586
  //  total rb used for a new transmission
587
  uint32_t total_rbs_used;
588
  //  total rb used for retransmission
589
  uint32_t total_rbs_used_retx;
590

591
   /// TX
592 593 594 595 596 597 598 599
  /// Num pkt
  uint32_t num_pdu_tx[NB_RB_MAX];
  /// num bytes
  uint32_t num_bytes_tx[NB_RB_MAX];
  /// num retransmission / harq
  uint32_t num_retransmission;
  /// instantaneous tx throughput for each TTI
  //  uint32_t tti_throughput[NB_RB_MAX];
600 601

  /// overall
602
  //
603 604 605 606
  uint32_t  dlsch_bitrate;
  //total
  uint32_t  total_dlsch_bitrate;
  /// headers+ CE +  padding bytes for a MAC PDU
607
  uint64_t overhead_bytes;
608
  /// headers+ CE +  padding bytes for a MAC PDU
609
  uint64_t total_overhead_bytes;
610
  /// headers+ CE +  padding bytes for a MAC PDU
611
  uint64_t avg_overhead_bytes;
612
  // MAC multiplexed payload
613 614 615
  uint64_t total_sdu_bytes;
  // total MAC pdu bytes
  uint64_t total_pdu_bytes;
616

617 618 619 620
  // total num pdu
  uint32_t total_num_pdus;
  //
  //  uint32_t avg_pdu_size;
621 622

  /// RX
623

624 625 626 627 628 629
  /// PUCCH1a/b power (dBm)
  int32_t Po_PUCCH_dBm;
  /// Indicator that Po_PUCCH has been updated by PHY
  int32_t Po_PUCCH_update;
  /// Uplink measured RSSI
  int32_t UL_rssi;
630 631 632 633 634
  /// preassigned mcs after rate adaptation
  uint8_t ulsch_mcs1;
  /// adjusted mcs
  uint8_t ulsch_mcs2;

635 636 637 638
  /// estimated average pdu inter-departure time
  uint32_t avg_pdu_idt;
  /// estimated average pdu size
  uint32_t avg_pdu_ps;
639
  ///
640 641
  uint32_t aggregated_pdu_size;
  uint32_t aggregated_pdu_arrival;
642

643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658
  ///  uplink transport block size
  uint32_t ulsch_TBS;

  ///  total rb used for a new uplink transmission
  uint32_t num_retransmission_rx;
  ///  total rb used for a new uplink transmission
  uint32_t rbs_used_rx;
   ///  total rb used for a new uplink retransmission
  uint32_t rbs_used_retx_rx;
  ///  total rb used for a new uplink transmission
  uint32_t total_rbs_used_rx;
  /// normalized rx power 
  int32_t      normalized_rx_power;
   /// target rx power 
  int32_t    target_rx_power;

659
  /// num rx pdu
660
  uint32_t num_pdu_rx[NB_RB_MAX];
661
  /// num bytes rx
662
  uint32_t num_bytes_rx[NB_RB_MAX];
663
  /// instantaneous rx throughput for each TTI
664
  //  uint32_t tti_goodput[NB_RB_MAX];
665 666
  /// errors
  uint32_t num_errors_rx;
667 668 669 670 671 672 673 674 675 676
  
  uint64_t overhead_bytes_rx;
  /// headers+ CE +  padding bytes for a MAC PDU
  uint64_t total_overhead_bytes_rx;
  /// headers+ CE +  padding bytes for a MAC PDU
  uint64_t avg_overhead_bytes_rx;
 //
  uint32_t  ulsch_bitrate;
  //total
  uint32_t  total_ulsch_bitrate;
677
  /// overall
678 679
  ///  MAC pdu bytes
  uint64_t pdu_bytes_rx;
680
  /// total MAC pdu bytes
681
  uint64_t total_pdu_bytes_rx;
682
  /// total num pdu
683
  uint32_t total_num_pdus_rx;
684
  /// num of error pdus
685
  uint32_t total_num_errors_rx;
686

687
} eNB_UE_STATS;
688
/*! \brief eNB template for UE context information  */
689
typedef struct {
690
  /// C-RNTI of UE
691
  rnti_t rnti;
692 693
  /// NDI from last scheduling
  uint8_t oldNDI[8];
694 695 696 697
  /// mcs1 from last scheduling
  uint8_t oldmcs1[8];
  /// mcs2 from last scheduling
  uint8_t oldmcs2[8];
698 699
  /// NDI from last UL scheduling
  uint8_t oldNDI_UL[8];
700 701 702 703
  /// mcs from last UL scheduling
  uint8_t mcs_UL[8];
  /// TBS from last UL scheduling
  uint8_t TBS_UL[8];
704
  /// Flag to indicate UL has been scheduled at least once
gauthier's avatar
gauthier committed
705
  boolean_t ul_active;
knopp's avatar
knopp committed
706 707
  /// Flag to indicate UE has been configured (ACK from RRCConnectionSetup received)
  boolean_t configured;
708

709 710 711 712 713 714
  /// MCS from last scheduling
  uint8_t mcs[8];

  /// TPC from last scheduling
  uint8_t oldTPC[8];

715 716 717
  // PHY interface info

  /// Number of Allocated RBs for DL after scheduling (prior to frequency allocation)
718
  uint16_t nb_rb[8]; // num_max_harq
719

720
  /// Number of Allocated RBs for UL after scheduling
721
  uint16_t nb_rb_ul[8]; // num_max_harq
722

723 724 725 726 727 728
  /// Number of Allocated RBs for UL after scheduling
  uint16_t first_rb_ul[8]; // num_max_harq

  /// Cyclic shift for DMRS after scheduling
  uint16_t cshift[8]; // num_max_harq

729 730
  /// Number of Allocated RBs by the ulsch preprocessor
  uint8_t pre_allocated_nb_rb_ul;
731

732 733
  /// index of Allocated RBs by the ulsch preprocessor
  int8_t pre_allocated_rb_table_index_ul;
734

735 736
  /// total allocated RBs
  int8_t total_allocated_rbs;
737

738
  /// pre-assigned MCS by the ulsch preprocessor
739
  uint8_t pre_assigned_mcs_ul;
740 741 742 743

  /// assigned MCS by the ulsch scheduler
  uint8_t assigned_mcs_ul;

744
  /// DL DAI
745
  uint8_t DAI;
746 747

  /// UL DAI
748
  uint8_t DAI_ul[10];
749 750

  /// UL Scheduling Request Received
751
  uint8_t ul_SR;
752

753
  ///Resource Block indication for each sub-band in MU-MIMO
754
  uint8_t rballoc_subband[8][50];
755 756 757

  // Logical channel info for link with RLC

758
  /// Last received UE BSR info for each logical channel group id
759
  uint8_t bsr_info[MAX_NUM_LCGID];
760

761 762 763
  /// LCGID mapping
  long lcgidmap[11];

764
  /// phr information
765
  int8_t phr_info;
766

767 768 769
  /// phr information
  int8_t phr_info_configured;

770
  ///dl buffer info
771
  uint32_t dl_buffer_info[MAX_NUM_LCID];
772
  /// total downlink buffer info
773
  uint32_t dl_buffer_total;
774
  /// total downlink pdus
775
  uint32_t dl_pdus_total;
776
  /// downlink pdus for each LCID
777
  uint32_t dl_pdus_in_buffer[MAX_NUM_LCID];
778
  /// creation time of the downlink buffer head for each LCID
779
  uint32_t dl_buffer_head_sdu_creation_time[MAX_NUM_LCID];
780
  /// maximum creation time of the downlink buffer head across all LCID
781
  uint32_t  dl_buffer_head_sdu_creation_time_max;
782
  /// a flag indicating that the downlink head SDU is segmented  
783
  uint8_t    dl_buffer_head_sdu_is_segmented[MAX_NUM_LCID];
784
  /// size of remaining size to send for the downlink head SDU
785
  uint32_t dl_buffer_head_sdu_remaining_size_to_send[MAX_NUM_LCID];
786

787
  /// total uplink buffer size 
788
  uint32_t ul_total_buffer;
789
  /// uplink buffer creation time for each LCID
790
  uint32_t ul_buffer_creation_time[MAX_NUM_LCGID];
791
  /// maximum uplink buffer creation time across all the LCIDs
792
  uint32_t ul_buffer_creation_time_max;
793
  /// uplink buffer size per LCID
794 795
  uint32_t ul_buffer_info[MAX_NUM_LCGID];

796 797 798
  /// UE tx power
  int32_t ue_tx_power;

kaltenbe's avatar
kaltenbe committed
799
  /// stores the frame where the last TPC was transmitted
800 801 802 803
  uint32_t pusch_tpc_tx_frame;
  uint32_t pusch_tpc_tx_subframe;
  uint32_t pucch_tpc_tx_frame;
  uint32_t pucch_tpc_tx_subframe;
kaltenbe's avatar
kaltenbe committed
804

805 806 807
#ifdef LOCALIZATION
  eNB_UE_estimated_distances distance;
#endif
808 809 810

#ifdef Rel14
  uint8_t rach_resource_type;
811
  uint16_t mpdcch_repetition_cnt;
812 813
  frame_t Msg2_frame;
#endif
814 815 816
  sub_frame_t Msg2_subframe;

  PhysicalConfigDedicated_t  *physicalConfigDedicated;
817

818 819
} UE_TEMPLATE;

820
/*! \brief scheduling control information set through an API (not used)*/
821
typedef struct {
822
  ///UL transmission bandwidth in RBs
823
  uint8_t ul_bandwidth[MAX_NUM_LCID];
824
  ///DL transmission bandwidth in RBs
825
  uint8_t dl_bandwidth[MAX_NUM_LCID];
826

827 828
  //To do GBR bearer
  uint8_t min_ul_bandwidth[MAX_NUM_LCID];
829

830
  uint8_t min_dl_bandwidth[MAX_NUM_LCID];
831

832
  ///aggregated bit rate of non-gbr bearer per UE
833
  uint64_t  ue_AggregatedMaximumBitrateDL;
834
  ///aggregated bit rate of non-gbr bearer per UE
835
  uint64_t  ue_AggregatedMaximumBitrateUL;
836
  ///CQI scheduling interval in subframes.
837
  uint16_t cqiSchedInterval;
838
  ///Contention resolution timer used during random access
839
  uint8_t mac_ContentionResolutionTimer;
840

841
  uint16_t max_allowed_rbs[MAX_NUM_LCID];
842

843
  uint8_t max_mcs[MAX_NUM_LCID];
844

845
  uint16_t priority[MAX_NUM_LCID];
846

847
  // resource scheduling information
848 849 850 851 852 853 854
  
  /// Current DL harq round per harq_pid on each CC
  uint8_t       round[MAX_NUM_CCs][10];
  /// Current Active TBs per harq_pid on each CC
  uint8_t       tbcnt[MAX_NUM_CCs][10];
  /// Current UL harq round per harq_pid on each CC
  uint8_t       round_UL[MAX_NUM_CCs][8];
855 856 857
  uint8_t       dl_pow_off[MAX_NUM_CCs];
  uint16_t      pre_nb_available_rbs[MAX_NUM_CCs];
  unsigned char rballoc_sub_UE[MAX_NUM_CCs][N_RBG_MAX];
858
  uint16_t      ta_timer;
859
  int16_t       ta_update;
860
  uint16_t      ul_consecutive_errors;
861
  int32_t       context_active_timer;
862
  int32_t       cqi_req_timer;
863
  int32_t       ul_inactivity_timer;
864
  int32_t       ul_failure_timer; 
865
  int32_t       ul_scheduled;
866
  int32_t       ra_pdcch_order_sent;
867
  int32_t       ul_out_of_sync;
868
  int32_t       phr_received;
869 870
  uint8_t       periodic_ri_received[NFAPI_CC_MAX];
  uint8_t       aperiodic_ri_received[NFAPI_CC_MAX];
871
  uint8_t       pucch1_cqi_update[NFAPI_CC_MAX];
872
  uint8_t       pucch1_snr[NFAPI_CC_MAX];
873
  uint8_t       pucch2_cqi_update[NFAPI_CC_MAX];
874
  uint8_t       pucch2_snr[NFAPI_CC_MAX];
875
  uint8_t       pucch3_cqi_update[NFAPI_CC_MAX];
876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894
  uint8_t       pucch3_snr[NFAPI_CC_MAX];
  uint8_t       pusch_snr[NFAPI_CC_MAX];
  uint16_t      feedback_cnt[NFAPI_CC_MAX];
  uint16_t      timing_advance;
  uint16_t      timing_advance_r9;
  uint8_t       periodic_wideband_cqi[NFAPI_CC_MAX];
  uint8_t       periodic_wideband_spatial_diffcqi[NFAPI_CC_MAX];
  uint8_t       periodic_wideband_pmi[NFAPI_CC_MAX];
  uint8_t       periodic_subband_cqi[NFAPI_CC_MAX][16];
  uint8_t       periodic_subband_spatial_diffcqi[NFAPI_CC_MAX][16];
  uint8_t       aperiodic_subband_cqi0[NFAPI_CC_MAX][25];
  uint8_t       aperiodic_subband_pmi[NFAPI_CC_MAX][25];
  uint8_t       aperiodic_subband_diffcqi0[NFAPI_CC_MAX][25];
  uint8_t       aperiodic_subband_cqi1[NFAPI_CC_MAX][25];
  uint8_t       aperiodic_subband_diffcqi1[NFAPI_CC_MAX][25];
  uint8_t       aperiodic_wideband_cqi0[NFAPI_CC_MAX];
  uint8_t       aperiodic_wideband_pmi[NFAPI_CC_MAX];
  uint8_t       aperiodic_wideband_cqi1[NFAPI_CC_MAX];
  uint8_t       aperiodic_wideband_pmi1[NFAPI_CC_MAX];
Cedric Roux's avatar
Cedric Roux committed
895
  uint8_t       dl_cqi[NFAPI_CC_MAX];
896
} UE_sched_ctrl;
897
/*! \brief eNB template for the Random access information */
898 899
typedef struct {
  /// Flag to indicate this process is active
gauthier's avatar
gauthier committed
900
  boolean_t RA_active;
901
  /// Size of DCI for RA-Response (bytes)
902
  uint8_t RA_dci_size_bytes1;
903
  /// Size of DCI for RA-Response (bits)
904
  uint8_t RA_dci_size_bits1;
905
  /// Actual DCI to transmit for RA-Response
906
  uint8_t RA_alloc_pdu1[(MAX_DCI_SIZE_BITS>>3)+1];
907
  /// DCI format for RA-Response (should be 1A)
908
  uint8_t RA_dci_fmt1;
909
  /// Size of DCI for Msg4/ContRes (bytes)
910
  uint8_t RA_dci_size_bytes2;
911
  /// Size of DCI for Msg4/ContRes (bits)
912
  uint8_t RA_dci_size_bits2;
913
  /// Actual DCI to transmit for Msg4/ContRes
914
  uint8_t RA_alloc_pdu2[(MAX_DCI_SIZE_BITS>>3)+1];
915
  /// DCI format for Msg4/ContRes (should be 1A)
916
  uint8_t RA_dci_fmt2;
917
  /// Flag to indicate the eNB should generate RAR.  This is triggered by detection of PRACH
918
  uint8_t generate_rar;
919
  /// Subframe where preamble was received
920
  uint8_t preamble_subframe;
921 922 923
  /// Subframe where Msg2 is to be sent
  uint8_t Msg2_subframe;
  /// Frame where Msg2 is to be sent
924
  frame_t Msg2_frame;
925
  /// Subframe where Msg3 is to be sent
926
  sub_frame_t Msg3_subframe;
927
  /// Frame where Msg3 is to be sent
928
  frame_t Msg3_frame;
929
  /// Subframe where Msg4 is to be sent
930
  sub_frame_t Msg4_subframe;
931
  /// Frame where Msg4 is to be sent
932
  frame_t Msg4_frame;
933
  /// Flag to indicate the eNB should generate Msg4 upon reception of SDU from RRC.  This is triggered by first ULSCH reception at eNB for new user.
934
  uint8_t generate_Msg4;
935
  /// Flag to indicate that eNB is waiting for ACK that UE has received Msg3.
936
  uint8_t wait_ack_Msg4;
937 938
  /// harq_pid used for Msg4 transmission
  uint8_t harq_pid;
939
  /// UE RNTI allocated during RAR
940
  rnti_t rnti;
941
  /// RA RNTI allocated from received PRACH
942
  uint16_t RA_rnti;
943
  /// Received preamble_index
944
  uint8_t preamble_index;
945
  /// Received UE Contention Resolution Identifier
946
  uint8_t cont_res_id[6];
947
  /// Timing offset indicated by PHY
948
  int16_t timing_offset;
949
  /// Timeout for RRC connection
950
  int16_t RRC_timer;
951 952 953 954 955 956
  /// Msg3 first RB
  uint8_t msg3_first_rb;
  /// Msg3 number of RB
  uint8_t msg3_nb_rb;
  /// Msg3 MCS
  uint8_t msg3_mcs;
957 958 959 960 961 962
  /// Msg3 TPC command
  uint8_t msg3_TPC;
  /// Msg3 ULdelay command
  uint8_t msg3_ULdelay;
  /// Msg3 cqireq command
  uint8_t msg3_cqireq;
963 964
  /// Round of Msg3 HARQ
  uint8_t msg3_round;
965
  /// TBS used for Msg4
966
  int msg4_TBsize;
967
  /// MCS used for Msg4
968
  int msg4_mcs;
969 970 971 972 973 974 975
#ifdef Rel14
  uint8_t rach_resource_type;
  uint8_t msg2_mpdcch_repetition_cnt;
  uint8_t msg4_mpdcch_repetition_cnt;
  uint8_t msg2_narrowband;
  uint8_t msg34_narrowband;
#endif
976 977 978
} RA_TEMPLATE;


979
/*! \brief subband bitmap confguration (for ALU icic algo purpose), in test phase */
980 981 982 983 984 985 986
typedef struct {
  uint8_t sbmap[NUMBER_OF_SUBBANDS_MAX]; //13 = number of SB MAX for 100 PRB
  uint8_t periodicity;
  uint8_t first_subframe;
  uint8_t sb_size;
  uint8_t nb_active_sb;
} SBMAP_CONF;
987
/*! \brief UE list used by eNB to order UEs/CC for scheduling*/ 
988
typedef struct {
989
  /// Dedicated information for UEs
990
  struct PhysicalConfigDedicated  *physicalConfigDedicated[MAX_NUM_CCs][NUMBER_OF_UE_MAX];
991
  /// DLSCH pdu 
knopp's avatar
knopp committed
992 993 994 995 996
  DLSCH_PDU DLSCH_pdu[MAX_NUM_CCs][2][NUMBER_OF_UE_MAX];
  /// DCI template and MAC connection parameters for UEs
  UE_TEMPLATE UE_template[MAX_NUM_CCs][NUMBER_OF_UE_MAX];
  /// DCI template and MAC connection for RA processes
  int pCC_id[NUMBER_OF_UE_MAX];
997
  /// sorted downlink component carrier for the scheduler 
knopp's avatar
knopp committed
998
  int ordered_CCids[MAX_NUM_CCs][NUMBER_OF_UE_MAX];
999
  /// number of downlink active component carrier 
knopp's avatar
knopp committed
1000
  int numactiveCCs[NUMBER_OF_UE_MAX];
1001
  /// sorted uplink component carrier for the scheduler 
knopp's avatar
knopp committed
1002
  int ordered_ULCCids[MAX_NUM_CCs][NUMBER_OF_UE_MAX];
1003
  /// number of uplink active component carrier 
knopp's avatar
knopp committed
1004
  int numactiveULCCs[NUMBER_OF_UE_MAX];
1005
  /// number of downlink active component carrier 
1006
  uint8_t dl_CC_bitmap[NUMBER_OF_UE_MAX];
1007
  /// eNB to UE statistics
knopp's avatar
knopp committed
1008
  eNB_UE_STATS eNB_UE_stats[MAX_NUM_CCs][NUMBER_OF_UE_MAX];
1009
  /// scheduling control info
knopp's avatar
knopp committed
1010 1011
  UE_sched_ctrl UE_sched_ctrl[NUMBER_OF_UE_MAX];
  int next[NUMBER_OF_UE_MAX];
1012
  int head;
1013 1014
  int next_ul[NUMBER_OF_UE_MAX];
  int head_ul;
knopp's avatar
knopp committed
1015 1016 1017 1018
  int avail;
  int num_UEs;
  boolean_t active[NUMBER_OF_UE_MAX];
} UE_list_t;
1019

1020
/*! \brief eNB common channels */ 
1021
typedef struct {
1022 1023 1024 1025 1026 1027
  int                              physCellId;
  int                              p_eNB;
  int                              Ncp;
  int                              eutra_band;
  uint32_t                         dl_CarrierFreq;
  BCCH_BCH_Message_t               *mib;
1028 1029
  RadioResourceConfigCommonSIB_t   *radioResourceConfigCommon;
#ifdef Rel14
1030
  RadioResourceConfigCommonSIB_t   *radioResourceConfigCommon_BR;  
1031
#endif
1032
  TDD_Config_t                     *tdd_Config;
1033
  SchedulingInfoList_t             *schedulingInfoList;
1034 1035
  ARFCN_ValueEUTRA_t               ul_CarrierFreq;
  long                             ul_Bandwidth;
1036 1037
  /// Outgoing MIB PDU for PHY
  MIB_PDU MIB_pdu;
1038 1039
  /// Outgoing BCCH pdu for PHY
  BCCH_PDU BCCH_pdu;
1040 1041
  /// Outgoing BCCH DCI allocation
  uint32_t BCCH_alloc_pdu;
1042 1043
  /// Outgoing CCCH pdu for PHY
  CCCH_PDU CCCH_pdu;
1044 1045 1046
  /// Outgoing RAR pdu for PHY
  RAR_PDU RAR_pdu;
  /// Template for RA computations
1047
  RA_TEMPLATE RA_template[NB_RA_PROC_MAX];
1048 1049
  /// VRB map for common channels
  uint8_t vrb_map[100];
1050 1051
  /// VRB map for common channels and retransmissions by PHICH
  uint8_t vrb_map_UL[100];
1052 1053
  /// MBSFN SubframeConfig
  struct MBSFN_SubframeConfig *mbsfn_SubframeConfig[8];
1054
  /// number of subframe allocation pattern available for MBSFN sync area
1055
  uint8_t num_sf_allocation_pattern;
Cedric Roux's avatar
Cedric Roux committed
1056
#if defined(Rel10) || defined(Rel14)
1057
  /// MBMS Flag
1058
  uint8_t MBMS_flag;
1059 1060 1061
  /// Outgoing MCCH pdu for PHY
  MCCH_PDU MCCH_pdu;
  /// MCCH active flag
1062
  uint8_t msi_active;
1063
  /// MCCH active flag
1064
  uint8_t mcch_active;
1065
  /// MTCH active flag
1066
  uint8_t mtch_active;
1067
  /// number of active MBSFN area
1068
  uint8_t num_active_mbsfn_area;
1069 1070 1071 1072 1073 1074 1075 1076 1077
  /// MBSFN Area Info
  struct  MBSFN_AreaInfo_r9 *mbsfn_AreaInfo[MAX_MBSFN_AREA];
  /// PMCH Config
  struct PMCH_Config_r9 *pmch_Config[MAX_PMCH_perMBSFN];
  /// MBMS session info list
  struct MBMS_SessionInfoList_r9 *mbms_SessionList[MAX_PMCH_perMBSFN];
  /// Outgoing MCH pdu for PHY
  MCH_PDU MCH_pdu;
#endif
1078 1079 1080 1081 1082 1083 1084 1085
#ifdef Rel14
  /// Rel13 parameters from SIB1
  SystemInformationBlockType1_v1310_IEs_t *sib1_v13ext;
  /// Counter for SIB1-BR scheduling
  int SIB1_BR_cnt;
  /// Outgoing BCCH-BR pdu for PHY
  BCCH_PDU BCCH_BR_pdu[20];
#endif
1086
} COMMON_channels_t;
1087
/*! \brief top level eNB MAC structure */ 
1088
typedef struct eNB_MAC_INST_s {
1089 1090 1091 1092
  /// Ethernet parameters for northbound midhaul interface
  eth_params_t         eth_params_n;
  /// Ethernet parameters for fronthaul interface
  eth_params_t         eth_params_s;
1093
  ///
1094
  module_id_t Mod_id;
knopp's avatar
knopp committed
1095 1096 1097 1098
  /// frame counter
  frame_t frame;
  /// subframe counter
  sub_frame_t subframe;
1099 1100
  /// Pointer to IF module instance for PHY
  IF_Module_t *if_inst;
knopp's avatar
knopp committed
1101 1102
  /// Common cell resources
  COMMON_channels_t common_channels[MAX_NUM_CCs];
1103
  /// current PDU index (BCH,MCH,DLSCH)
1104
  uint16_t pdu_index[MAX_NUM_CCs];
1105 1106 1107 1108 1109 1110

  /// NFAPI Config Request Structure
  nfapi_config_request_t config[MAX_NUM_CCs];
  /// Preallocated DL pdu list
  nfapi_dl_config_request_pdu_t dl_config_pdu_list[MAX_NUM_CCs][MAX_NUM_DL_PDU];
  /// NFAPI DL Config Request Structure
1111
  nfapi_dl_config_request_t DL_req[MAX_NUM_CCs];
1112 1113
  /// Preallocated UL pdu list
  nfapi_ul_config_request_pdu_t ul_config_pdu_list[MAX_NUM_CCs][MAX_NUM_UL_PDU];
1114 1115 1116
  /// Preallocated UL pdu list for ULSCH (n+k delay)
  nfapi_ul_config_request_pdu_t ul_config_pdu_list_tmp[MAX_NUM_CCs][10][MAX_NUM_UL_PDU];
  /// NFAPI UL Config Request Structure, send to L1 4 subframes before processing takes place
1117
  nfapi_ul_config_request_t UL_req[MAX_NUM_CCs];
1118 1119
  /// NFAPI "Temporary" UL Config Request Structure, holds future UL_config requests
  nfapi_ul_config_request_t UL_req_tmp[MAX_NUM_CCs][10];
1120 1121 1122
  /// Preallocated HI_DCI0 pdu list 
  nfapi_hi_dci0_request_pdu_t hi_dci0_pdu_list[MAX_NUM_CCs][MAX_NUM_HI_DCI0_PDU];
  /// NFAPI HI/DCI0 Config Request Structure
1123
  nfapi_hi_dci0_request_t HI_DCI0_req[MAX_NUM_CCs];
1124 1125 1126
  /// Prealocated TX pdu list
  nfapi_tx_request_pdu_t tx_request_pdu[MAX_NUM_CCs][MAX_NUM_TX_REQUEST_PDU];
  /// NFAPI DL PDU structure
1127 1128 1129
  nfapi_tx_request_t TX_req[MAX_NUM_CCs];
  /// UL handle
  uint32_t ul_handle;
knopp's avatar
knopp committed
1130
  UE_list_t UE_list;
1131

1132 1133
  ///subband bitmap configuration
  SBMAP_CONF sbmap_conf;
1134 1135
  /// CCE table used to build DCI scheduling information
  int CCE_table[MAX_NUM_CCs][800];
1136
  ///  active flag for Other lcid
1137
  uint8_t lcid_active[NB_RB_MAX];
1138
  /// eNB stats
1139
  eNB_STATS eNB_stats[MAX_NUM_CCs];
1140
  // MAC function execution peformance profiler
1141
  /// processing time of eNB scheduler 
1142
  time_stats_t eNB_scheduler;
1143
  /// processing time of eNB scheduler for SI 
1144
  time_stats_t schedule_si;
1145
  /// processing time of eNB scheduler for Random access
1146
  time_stats_t schedule_ra;
1147
  /// processing time of eNB ULSCH scheduler 
1148
  time_stats_t schedule_ulsch;
1149
  /// processing time of eNB DCI generation
1150
  time_stats_t fill_DLSCH_dci;
1151
  /// processing time of eNB MAC preprocessor
1152
  time_stats_t schedule_dlsch_preprocessor;
1153
  /// processing time of eNB DLSCH scheduler 
1154
  time_stats_t schedule_dlsch; // include rlc_data_req + MAC header + preprocessor
1155
  /// processing time of eNB MCH scheduler 
1156
  time_stats_t schedule_mch;
1157
  /// processing time of eNB ULSCH reception
1158
  time_stats_t rx_ulsch_sdu; // include rlc_data_ind
1159
} eNB_MAC_INST;
1160

1161 1162 1163 1164
/* 
 * UE part 
 */ 

1165 1166 1167 1168 1169 1170 1171 1172 1173
typedef enum {
  TYPE0,
  TYPE1,
  TYPE1A,
  TYPE2,
  TYPE2A,
  TYPEUESPEC
} MPDCCH_TYPES_t;

1174 1175 1176 1177 1178 1179 1180