Skip to content
Snippets Groups Projects
  1. Dec 14, 2016
  2. Dec 12, 2016
  3. Dec 08, 2016
  4. Dec 07, 2016
  5. Dec 06, 2016
  6. Dec 05, 2016
  7. Dec 01, 2016
    • ROBERT Benoit's avatar
      - Problem in DCI NDI : the implementation use 5 HARQ processes, but process 0... · f22e56ee
      ROBERT Benoit authored
       - Problem in DCI NDI : the implementation use 5 HARQ processes, but process 0 NDI never toggled because it was reused on subframe 5 that is not carrying format 1 DCI. Fix -> use 8 harq processes instead of 5.
       - SI scheduled on every subframe 5 (even and odd frames) instead of only on even frames
       - Add DLSCH scheduling on subframe 5 for odd frames
       - change default rballoc from 0x7FFF to 0x1FFFF to support maximum 10MHz throughput
      f22e56ee
  8. Nov 30, 2016
    • Cédric Roux's avatar
      T: update traces · 7adc4703
      Cédric Roux authored
      - add mcs to ENB_PHY_DLSCH_UE_DCI
      - add mcs, round, first_rb, nb_rb, TBS to ENB_PHY_ULSCH_UE_DCI
      7adc4703
  9. Nov 28, 2016
  10. Nov 25, 2016
  11. Nov 24, 2016
  12. Nov 23, 2016
  13. Nov 22, 2016
Loading