Skip to content
Snippets Groups Projects
Commit f161b406 authored by Eurecom's avatar Eurecom
Browse files

Set RU 0 to master and others to slave. Testing the synch

parent 630746e4
No related branches found
No related tags found
4 merge requests!650Release v1.1.0 Candidate,!617Develop: Integration 2019 Week 25,!588Develop nr merge,!576Multi-RU support and OTA Synch/Calibration for TDD
Hide whitespace changes
Inline Side-by-side
targets/RT/USER/lte-ru.c
+ 1
− 1
View file @ f161b406
......@@ -1722,7 +1722,7 @@ static void* ru_thread( void* param ) {
else LOG_I(PHY,"RU %d no asynch_south interface\n",ru->idx);
// if this is a slave RRU, try to synchronize on the DL frequency
if ((ru->is_slave) && (ru->if_south == LOCAL_RF)) do_ru_synch(ru);
if ((ru->is_slave == 1) && (ru->if_south == LOCAL_RF)) do_ru_synch(ru);
// This is a forever while loop, it loops over subframes which are scheduled by incoming samples from HW devices
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment